数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7621ACPZRL1 数据表(PDF) 9 Page - Analog Devices

部件名 AD7621ACPZRL1
功能描述  16-Bit, 2 LSB INL, 3 MSPS PulSAR짰 ADC
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7621ACPZRL1 数据表(HTML) 9 Page - Analog Devices

Back Button AD7621ACPZRL1 Datasheet HTML 5Page - Analog Devices AD7621ACPZRL1 Datasheet HTML 6Page - Analog Devices AD7621ACPZRL1 Datasheet HTML 7Page - Analog Devices AD7621ACPZRL1 Datasheet HTML 8Page - Analog Devices AD7621ACPZRL1 Datasheet HTML 9Page - Analog Devices AD7621ACPZRL1 Datasheet HTML 10Page - Analog Devices AD7621ACPZRL1 Datasheet HTML 11Page - Analog Devices AD7621ACPZRL1 Datasheet HTML 12Page - Analog Devices AD7621ACPZRL1 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 32 page
background image
AD7621
Rev. 0 | Page 9 of 32
Pin No.
Mnemonic
Type1
Description
14
D5
DI/O
When SER/PAR = low this output is used as Bit 5 of the parallel port data output bus.
or INVSYNC
When SER/PAR = high, invert sync select. In serial master mode (EXT/INT = low), this input is used to
select the active state of the SYNC signal.
When INVSYNC = low, SYNC is active high.
When INVSYNC = high, SYNC is active low.
15
D6
DI/O
When SER/PAR = low this output is used as Bit 6 of the parallel port data output bus.
or INVSCLK
Invert SCLK Select. In all serial modes, this input is used to invert the SCLK signal.
16
D7
DI/O
Bit 7 of the Parallel Port Data Output Bus.
or RDC
When SER/PAR = high, read during convert. When using Serial Master mode (EXT/INT = low), RDC is
used to select the read mode.
When RDC = high, the previous conversion result is read during current conversion and the period of
SCLK changes (see the Master Serial Interface section).
When RDC = low (read after convert), the current result is read after conversion.
or SDIN
Serial Data In. When using serial slave mode, (EXT/INT = high), SDIN could be used as a data input to
daisy-chain the conversion results from two or more ADCs onto a single SDOUT line. The digital data
level on SDIN is output on SDOUT with a delay of 16 SCLK periods after the initiation of the read
sequence.
17
OGND
P
Input/Output Interface Digital Power Ground.
18
OVDD
P
Input/Output Interface Digital Power. Nominally at the same supply as the supply of the host interface
(2.5 V or 3 V).
19
DVDD
P
Digital Power. Nominally at 2.5 V.
20
DGND
P
Digital Power Ground.
21
D8
DO
When SER/PAR = low this output is used as Bit 8 of the parallel port data output bus.
or SDOUT
When SER/PAR = high, serial data output. In serial mode, this pin is used as the serial data output
synchronized to SCLK. Conversion results are stored in an on-chip register. The AD7621 provides the
conversion result, MSB first, from its internal shift register. The data format is determined by the logic
level of OB/2C.
In master mode (EXT/INT = low). SDOUT is valid on both edges of SCLK.
In slave mode (EXT/INT = high):
When INVSCLK = low, SDOUT is updated on SCLK rising edge and valid on the next falling edge.
When INVSCLK = high, SDOUT is updated on SCLK falling edge and valid on the next rising edge.
22
D9
DI/O
Parallel Port Data Output Bus Bit 9. When SER/PAR = low, this output is used as Bit 9 of the parallel port
data output bus.
or SCLK
Serial Clock. When SER/PAR = high, serial clock. In all serial modes, this pin is used as the serial data
clock input or output, dependent upon the logic state of the EXT/INT pin. The active edge where the
data SDOUT is updated depends upon the logic state of the INVSCLK pin.
23
D10
DO
When SER/PAR = low, this output is used as Bit 10 of the parallel port data output bus.
or SYNC
When SER/PAR = high, frame synchronization. In serial master mode (EXT/INT= low), this output is
used as a digital output frame synchronization for use with the internal data clock.
When a read sequence is initiated and INVSYNC = low, SYNC is driven high and remains high while
SDOUT output is valid.
When a read sequence is initiated and INVSYNC = high, SYNC is driven low and remains low while
SDOUT output is valid.
24
D11
DO
Parallel Port Data Output Bus Bit 11. When SER/PAR = low, this output is used as Bit 11 of the parallel
port data output bus.
or RDERROR
Read Error. When SER/PAR = high, read error. In serial slave mode (EXT/INT = high), this output is used
as an incomplete read error flag. If a data read is started and not completed when the current
conversion is complete, the current data is lost and RDERROR is pulsed high.
25 to 28
D[12:15]
DO
Bit 12 to Bit 15 of the Parallel Port Data Output Bus.
29
BUSY
DO
Busy Output. Transitions high when a conversion is started, and remains high until the conversion is
complete and the data is latched into the on-chip shift register. The falling edge of BUSY can be used
as a data ready clock signal.
30
DGND
P
Digital Power Ground.
31
RD
DI
Read Data. When CS and RD are both low, the interface parallel or serial output bus is enabled.


类似零件编号 - AD7621ACPZRL1

制造商部件名数据表功能描述
logo
Analog Devices
AD7621ACPZRL1 AD-AD7621ACPZRL1 Datasheet
619Kb / 32P
   16-Bit, 2 LSB INL, 3 MSPS PulSAR
REV. 0
More results

类似说明 - AD7621ACPZRL1

制造商部件名数据表功能描述
logo
Analog Devices
AD7621 AD-AD7621_17 Datasheet
468Kb / 33P
   16-Bit, 2 LSB INL, 3 MSPS PulSAR ADC
AD7622BSTZ AD-AD7622BSTZ Datasheet
810Kb / 28P
   16-Bit, 1.5 LSB INL, 2 MSPS PulSAR ADC
REV. 0
AD7621 AD-AD7621_15 Datasheet
619Kb / 32P
   16-Bit, 2 LSB INL, 3 MSPS PulSAR
REV. 0
AD7677 AD-AD7677_17 Datasheet
380Kb / 21P
   16-Bit, 1 LSB INL, 1 MSPS Differential ADC
AD7677 AD-AD7677 Datasheet
322Kb / 20P
   16-Bit, 1 LSB INL, 1 MSPS Differential ADC
REV. 0
AD7622 AD-AD7622_15 Datasheet
810Kb / 28P
   16-Bit, 1.5 LSB INL, 2 MSPS PulSAR
REV. 0
AD7622 AD-AD7622 Datasheet
589Kb / 29P
   1.5 LSB INL, 2 MSPS PulSAR ADC
AD7677 AD-AD7677_15 Datasheet
338Kb / 20P
   16-Bit, 1 LSB INL, 1 MSPS
REV. A
AD7690BRMZ AD-AD7690BRMZ Datasheet
620Kb / 24P
   18-Bit, 1.5 LSB INL, 400 kSPS PulSAR짰 Differential ADC in MSOP/QFN
REV. B
AD7676 AD-AD7676_17 Datasheet
389Kb / 21P
   16-Bit, 1 LSB INL
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com