数据搜索系统,热门电子元器件搜索 |
|
DM74S51N 数据表(PDF) 1 Page - Fairchild Semiconductor |
|
DM74S51N 数据表(HTML) 1 Page - Fairchild Semiconductor |
1 / 3 page © 2000 Fairchild Semiconductor Corporation DS006454 www.fairchildsemi.com August 1986 Revised April 2000 DM74S51 Dual 2-Wide 2-Input AND-OR-INVERT Gate General Description This device contains two independent combinations of gates each of which performs the logic AND-OR-INVERT function. Ordering Code: Connection Diagram Function Table H = HIGH Logic Level L = LOW Logic Level X = Either LOW or HIGH Logic Level Order Number Package Number Package Description DM74S51N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Y = AB + CD Inputs Output AB CD Y HH X X L XX H H L All other H combinations |
类似零件编号 - DM74S51N |
|
类似说明 - DM74S51N |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |