数据搜索系统,热门电子元器件搜索 |
|
EPM7128SQC160-10 数据表(PDF) 29 Page - Altera Corporation |
|
EPM7128SQC160-10 数据表(HTML) 29 Page - Altera Corporation |
29 / 66 page Altera Corporation 29 MAX 7000 Programmable Logic Device Family Data Sheet Figure 12. MAX 7000 Timing Model Notes: (1) Only available in MAX 7000E and MAX 7000S devices. (2) Not available in 44-pin devices. The timing characteristics of any signal path can be derived from the timing model and parameters of a particular device. External timing parameters, which represent pin-to-pin timing delays, can be calculated as the sum of internal parameters. Figure 13 shows the internal timing relationship of internal and external delay parameters. f For more infomration, see Application Note 94 (Understanding MAX 7000 Timing). Logic Array Delay t LAD Output Delay t OD3 t OD2 t OD1 t XZ Z t X1 t ZX2 t ZX3 Input Delay t IN Register Delay t SU t H t PRE t CLR t RD t COMB t FSU t FH PIA Delay t PIA Shared Expander Delay t SEXP Register Control Delay t LAC t IC t EN I/O Delay t IO Global Control Delay t GLOB Internal Output Enable Delay t IOE Parallel Expander Delay t PEXP Fast Input Delay t FIN (1) (2) (1) (1) (2) |
类似零件编号 - EPM7128SQC160-10 |
|
类似说明 - EPM7128SQC160-10 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |