数据搜索系统,热门电子元器件搜索 |
|
JS28F320J3C110 数据表(PDF) 33 Page - Intel Corporation |
|
JS28F320J3C110 数据表(HTML) 33 Page - Intel Corporation |
33 / 72 page 28F256J3, 28F128J3, 28F640J3, 28F320J3 Datasheet 33 9.1.1 Bus Read Operation To perform a bus read operation, CEx (refer to Table 13 on page 33) and OE# must be asserted. CEx is the device-select control; when active, it enables the flash memory device. OE# is the data- output control; when active, the addressed flash memory data is driven onto the I/O bus. For all read states, WE# and RP# must be de-asserted. See Section 7.1, “Read Operations” on page 22. Refer to Section 10.0, “Read Operations” on page 37 for details on reading from the flash array, and refer to Section 14.0, “Special Modes” on page 50 for details regarding all other available read states. 9.1.2 Bus Write Operation Writing commands to the Command User Interface enables various modes of operation, including the reading of array data, CFI data, identifier codes, inspection and clearing of the Status Register, and, when VPEN = VPENH, block erasure, program, and lock-bit configuration. The Block Erase command requires appropriate command data and an address within the block to be erased. The Byte/Word Program command requires the command and address of the location to be written. Set Block Lock-Bit commands require the command and block within the device to be locked. The Clear Block Lock-Bits command requires the command and address within the device. The CUI does not occupy an addressable memory location. It is written when the device is enabled and WE# is active. The address and data needed to execute a command are latched on the rising edge of WE# or the first edge of CE0, CE1, or CE2 that disables the device (see Table 13 on page 33). Standard microprocessor write timings are used. 9.1.3 Output Disable With CEx asserted, and OE# at a logic-high level (VIH), the device outputs are disabled. Output signals D[15:0] are placed in a high-impedance state. Table 13. Chip Enable Truth Table CE2 CE1 CE0 DEVICE VIL VIL VIL Enabled VIL VIL VIH Disabled VIL VIH VIL Disabled VIL VIH VIH Disabled VIH VIL VIL Enabled VIH VIL VIH Enabled VIH VIH VIL Enabled VIH VIH VIH Disabled NOTE: For single-chip applications, CE2 and CE1 can be connected to VIL. |
类似零件编号 - JS28F320J3C110 |
|
类似说明 - JS28F320J3C110 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |