数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

74ACT715-RPC 数据表(PDF) 2 Page - Fairchild Semiconductor

部件名 74ACT715-RPC
功能描述  Programmable Video Sync Generator
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FAIRCHILD [Fairchild Semiconductor]
网页  http://www.fairchildsemi.com
标志 FAIRCHILD - Fairchild Semiconductor

74ACT715-RPC 数据表(HTML) 2 Page - Fairchild Semiconductor

  74ACT715-RPC Datasheet HTML 1Page - Fairchild Semiconductor 74ACT715-RPC Datasheet HTML 2Page - Fairchild Semiconductor 74ACT715-RPC Datasheet HTML 3Page - Fairchild Semiconductor 74ACT715-RPC Datasheet HTML 4Page - Fairchild Semiconductor 74ACT715-RPC Datasheet HTML 5Page - Fairchild Semiconductor 74ACT715-RPC Datasheet HTML 6Page - Fairchild Semiconductor 74ACT715-RPC Datasheet HTML 7Page - Fairchild Semiconductor 74ACT715-RPC Datasheet HTML 8Page - Fairchild Semiconductor 74ACT715-RPC Datasheet HTML 9Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 14 page
background image
www.fairchildsemi.com
2
Logic Block Diagram
Pin Description
There are a Total of 13 inputs and 5 outputs on the
ACT715.
Data Inputs D0–D7: The Data Input pins connect to the
Address Register and the Data Input Register.
ADDR/DATA: The ADDR/DATA signal is latched into the
device on the falling edge of the LOAD signal. The signal
determines if an address (0) or data (1) is present on the
data bus.
L/HBYTE: The L/HBYTE signal is latched into the device
on the falling edge of the LOAD signal. The signal deter-
mines if data will be read into the 8 LSB’s (0) or the 4
MSB’s (1) of the Data Registers. A 1 on this pin when an
ADDR/DATA is a 0 enables Auto-Load Mode.
LOAD: The LOAD control pin loads data into the Address
or Data Registers on the rising edge. ADDR/DATA and L/
HBYTE data is loaded into the device on the falling edge of
the LOAD. The LOAD pin has been implemented as a
Schmitt trigger input for better noise immunity.
CLOCK: System CLOCK input from which all timing is
derived. The clock pin has been implemented as a Schmitt
trigger for better noise immunity. The CLOCK and the
LOAD signal are asynchronous and independent. Output
state changes occur on the falling edge of CLOCK.
CLR: The CLEAR pin is an asynchronous input that initial-
izes the device when it is HIGH. Initialization consists of
setting all registers to their mask programmed values, and
initializing all counters, comparators and registers. The
CLEAR pin has been implemented as a Schmitt trigger for
better noise immunity. A CLEAR pulse should be asserted
by the user immediately after power-up to ensure proper
initialization of the registers—even if the user plans to
(re)program the device.
Note: A CLEAR pulse will disable the CLOCK on the ACT715 and will
enable the CLOCK on the ACT715-R.
ODD/EVEN: Output that identifies if display is in odd
(HIGH) or even (LOW) field of interlace when device is in
interlaced mode of operation. In noninterlaced mode of
operation this output is always HIGH. Data can be serially
scanned out on this pin during Scan Mode.
VCSYNC: Outputs Vertical or Composite Sync signal
based on value of the Status Register. Equalization and
Serration pulses will (if enabled) be output on the VCSYNC
signal in composite mode only.
VCBLANK: Outputs Vertical or Composite Blanking signal
based on value of the Status Register.
HBLHDR: Outputs Horizontal Blanking signal, Horizontal
Gating signal or Cursor Position based on value of the Sta-
tus Register.
HSYNVDR: Outputs Horizontal Sync signal, Vertical Gat-
ing signal or Vertical Interrupt signal based on value of Sta-
tus Register.


类似零件编号 - 74ACT715-RPC

制造商部件名数据表功能描述
logo
Fairchild Semiconductor
74ACT715-R FAIRCHILD-74ACT715-R Datasheet
429Kb / 18P
   Programmable Video Sync Generator
74ACT715-RSC FAIRCHILD-74ACT715-RSC Datasheet
429Kb / 18P
   Programmable Video Sync Generator
More results

类似说明 - 74ACT715-RPC

制造商部件名数据表功能描述
logo
Fairchild Semiconductor
74ACT715 FAIRCHILD-74ACT715_07 Datasheet
451Kb / 18P
   Programmable Video Sync Generator
74ACT715 FAIRCHILD-74ACT715_1 Datasheet
429Kb / 18P
   Programmable Video Sync Generator
logo
National Semiconductor ...
LM1882 NSC-LM1882 Datasheet
340Kb / 16P
   Programmable Video Sync Generator
54ACT715 NSC-54ACT715 Datasheet
340Kb / 16P
   Programmable Video Sync Generator
logo
Harris Corporation
CD22402 HARRIS-CD22402 Datasheet
76Kb / 11P
   Sync Generator for TV Applications and Video Processing Systems
logo
Texas Instruments
LM1881MX TI1-LM1881MX Datasheet
1Mb / 18P
[Old version datasheet]   Video Sync Separator
logo
Siemens Semiconductor G...
SDA9257 SIEMENS-SDA9257 Datasheet
1Mb / 36P
   Clock Sync Generator
logo
National Semiconductor ...
LM1881 NSC-LM1881_06 Datasheet
687Kb / 12P
   Video Sync Separator
logo
NTE Electronics
NTE7049 NTE-NTE7049 Datasheet
30Kb / 3P
   Integrated Circuit CMOS-Sync Generator for TV & Video Processing Systems
logo
NXP Semiconductors
SAA1101 PHILIPS-SAA1101 Datasheet
112Kb / 18P
   Universal sync generator USG
January 1990
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com