数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9288BST-100 数据表(PDF) 4 Page - Analog Devices

部件名 AD9288BST-100
功能描述  8-Bit, 40/80/100 MSPS Dual A/D Converter
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9288BST-100 数据表(HTML) 4 Page - Analog Devices

  AD9288BST-100 Datasheet HTML 1Page - Analog Devices AD9288BST-100 Datasheet HTML 2Page - Analog Devices AD9288BST-100 Datasheet HTML 3Page - Analog Devices AD9288BST-100 Datasheet HTML 4Page - Analog Devices AD9288BST-100 Datasheet HTML 5Page - Analog Devices AD9288BST-100 Datasheet HTML 6Page - Analog Devices AD9288BST-100 Datasheet HTML 7Page - Analog Devices AD9288BST-100 Datasheet HTML 8Page - Analog Devices AD9288BST-100 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
REV. 0
AD9288
–4–
PIN CONFIGURATION
36
35
34
33
32
31
30
29
28
27
26
25
13 14 15 16 17 18 19 20 21 22 23 24
1
2
3
4
5
6
7
8
9
10
11
12
48 47 46 45 44
39 38 37
43 42 41 40
PIN 1
IDENTIFIER
TOP VIEW
(Not to Scale)
NC
NC
VDD
GND
GND
VD
VD
GND
AINA
AINA
DFS
REFINA
REFOUT
REFINB
NC = NO CONNECT
S1
S2
AINB
AINB
GND
GND
VDD
NC
AD9288
GND
NC
PIN FUNCTION DESCRIPTIONS
Pin No.
Name
Description
1, 12, 16, 27, 29,
32, 34, 45
GND
Ground.
2AINA
Analog Input for Channel A.
3
AINA
Analog Input for Channel A
(Complementary).
4
DFS
Data Format Select: (Offset
binary output available if set
low. Twos complement output
available if set high).
5
REFINA
Reference Voltage Input for
Channel A.
6
REFOUT
Internal Reference Voltage.
7
REFINB
Reference Voltage Input for
Channel B.
8
S1
User Select #1 (Refer to Table
I), Tied with Respect to VD.
9
S2
User Select #2 (Refer to Table
I), Tied with Respect to VD.
10
AINB
Analog Input for Channel B
(Complementary).
11
AINB
Analog Input for Channel B.
13, 30, 31, 48
VD
Analog Supply (3 V).
14
ENCB
Clock Input for Channel B.
15, 28, 33, 46
VDD
Digital Supply (3 V).
17–24
D7B–D0B
Digital Output for Channel B.
25, 26, 35, 36
NC
Do Not Connect.
37–44
D0A–D7A
Digital Output for Channel A.
47
ENCA
Clock Input for Channel A.
Aperture Delay
The delay between a differential crossing of ENCODE and
ENCODE and the instant at which the analog input is sampled.
Aperture Uncertainty (Jitter)
The sample-to-sample variation in aperture delay.
Differential Nonlinearity
The deviation of any code from an ideal 1 LSB step.
Encode Pulsewidth/Duty Cycle
Pulsewidth high is the minimum amount of time that the EN-
CODE pulse should be left in Logic “1” state to achieve rated
performance; pulsewidth low is the minimum time ENCODE
pulse should be left in low state. At a given clock rate, these
specs define an acceptable Encode duty cycle.
Integral Nonlinearity
The deviation of the transfer function from a reference line
measured in fractions of 1 LSB using a “best straight line” deter-
mined by a least square curve fit.
Minimum Conversion Rate
The encode rate at which the SNR of the lowest analog signal
frequency drops by no more than 3 dB below the guaranteed
limit.
Maximum Conversion Rate
The encode rate at which parametric testing is performed.
Output Propagation Delay
The delay between a differential crossing of ENCODE and
ENCODE and the time when all output data bits are within
valid logic levels.
Power Supply Rejection Ratio
The ratio of a change in input offset voltage to a change in
power supply voltage.
Signal-to-Noise-and-Distortion (SINAD)
The ratio of the rms signal amplitude (set at 1 dB below full
scale) to the rms value of the sum of all other spectral compo-
nents, including harmonics but excluding dc.
Signal-to-Noise Ratio (SNR)
The ratio of the rms signal amplitude (set at 1 dB below full
scale) to the rms value of the sum of all other spectral compo-
nents, excluding the first five harmonics and dc.
Spurious-Free Dynamic Range (SFDR)
The ratio of the rms signal amplitude to the rms value of the
peak spurious spectral component. The peak spurious compo-
nent may or may not be a harmonic. May be reported in dBc
(i.e., degrades as signal levels is lowered), or in dBFS (always
related back to converter full scale).
Two-Tone Intermodulation Distortion Rejection
The ratio of the rms value of either input tone to the rms
value of the worst third order intermodulation product; re-
ported in dBc.
Two-Tone SFDR
The ratio of the rms value of either input tone to the rms value
of the peak spurious component. The peak spurious component
may or may not be an IMD product. May be reported in dBc
(i.e., degrades as signal levels is lowered), or in dBFS (always
related back to converter full scale).
Worst Harmonic
The ratio of the rms signal amplitude to the rms value of the
worst harmonic component, reported in dBc.
DEFINITION OF SPECIFICATIONS
Analog Bandwidth (Small Signal)
The analog input frequency at which the spectral power of the
fundamental frequency (as determined by the FFT analysis) is
reduced by 3 dB.


类似零件编号 - AD9288BST-100

制造商部件名数据表功能描述
logo
Analog Devices
AD9288BST-100 AD-AD9288BST-100 Datasheet
833Kb / 24P
   8-Bit, 40/80/100 MSPS Dual A/D Converter
REV. C
AD9288BST-100 AD-AD9288BST-100 Datasheet
633Kb / 25P
   Dual A/D Converter
More results

类似说明 - AD9288BST-100

制造商部件名数据表功能描述
logo
Analog Devices
AD9288 AD-AD9288_15 Datasheet
833Kb / 24P
   8-Bit, 40/80/100 MSPS Dual A/D Converter
REV. C
AD9288BSTZ-40 AD-AD9288BSTZ-40 Datasheet
833Kb / 24P
   8-Bit, 40/80/100 MSPS Dual A/D Converter
REV. C
AD9288BSTZ-80 AD-AD9288BSTZ-80 Datasheet
833Kb / 24P
   8-Bit, 40/80/100 MSPS Dual A/D Converter
REV. C
AD9057BRSZ-40 AD-AD9057BRSZ-40 Datasheet
286Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
REV. D
AD9057 AD-AD9057 Datasheet
184Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
REV. B
AD9057 AD-AD9057_03 Datasheet
360Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
REV. D
AD9057BRSZ-80 AD-AD9057BRSZ-80 Datasheet
172Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
REV. D
AD9057BRSZ-60 AD-AD9057BRSZ-60 Datasheet
360Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
REV. D
AD9057 AD-AD9057_15 Datasheet
360Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
REV. D
logo
Renesas Technology Corp
HI5714 RENESAS-HI5714 Datasheet
617Kb / 14P
   8-Bit, 40/60/75/80 MSPS A/D Converter
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com