数据搜索系统,热门电子元器件搜索 |
|
AD7878SE 数据表(PDF) 4 Page - Analog Devices |
|
AD7878SE 数据表(HTML) 4 Page - Analog Devices |
4 / 16 page AD7878 –4– REV. A PIN FUNCTION DESCRIPTION Pin Pin Number Mnemonic Function 11 ADD0 Address Input. This control input determines whether the word placed on the output data bus during a read operation is a data word from the FIFO RAM or the contents of the status/control register. A logic low accesses the data word from Location 0 of the FIFO while a logic high selects the contents of the register (see Status/Control Register section). 12 CS Chip Select. Active low logic input. The device is selected when this input is active. 13 DMWR Dam Memory Write. Active low logic input. DMWR is used in conjunction with CS low and ADD0 high to write data to the status/control register. Corresponds to DMWR (ADSP-2100), R/W (MC68000, TMS32020), WE (TMS32010). 14 DMRD Data Memory READ. Active low logic input. DMRD is used in conjunction with CS low to enable the three-state output buffers. Corresponds directly to DMRD (ADSP-2100), DEN (TMS32010). 15 BUSY Active Low Logic Output. This output goes low when the ADC receives a CONVST pulse and remains low until the track/hold has gone into its hold mode. The three-state drivers of the AD7878 can be disabled while the BUSY signal is low (see Extended READ/WRITE section). This is achieved by writing a logic 0 to DB5 ( DISO) of the status/control register. Writing a logic 1 to DB5 of the status/control register allows data to be accessed from the AD7878 while BUSY is low. 16 ALFL FIFO Almost Full. A logic low indicates that the word count (i.e., number of conversion results) in the FIFO memory has reached the programmed word count in the status/control register. ALFL is updated at the end of each conversion. The ALFL output is reset to a logic high when a word is read from the FIFO memory and the word count is less than the preprogrammed word count. It can also be set high by writing a logic 1 to DB7 ( ENAF) of the status/control register. 17 DGND Digital Ground. Ground reference for digital circuitry. 18VCC Digital supply voltage, +5 V ± 5%. Positive supply voltage for digital circuitry. 19 DB11 Data Bit 11 (MSB). Three-state TTL output. Coding for the data words in FIFO RAM is twos complement. 10–15 DB10–DB5 Data Bit 10 to Data Bit 5. Three-state TTL input/outputs. 16–19 DB4–DB1 Data Bit 4 to Data Bit 1. Three-state TTL outputs. 20 DB0 Data Bit 0 (LSB). Three-state TTL output. 21 VDD Analog positive supply voltage, +5 V ± 5%. 22 AGND Analog Ground. Ground reference for track/hold, reference and DAC. 23 REF OUT Voltage Reference Output. The internal 3 V analog reference is provided at this pin. The external load capability of the reference is 500 µA. 24 VIN Analog Input. Analog input range is ±3 V. 25 VSS Analog negative supply voltage, –5 V ± 5%. 26 CONVST Convert Start. Logic input. A low to high transition on this input puts the track/hold into its hold mode and starts conversion. The CONVST input is asynchronous to CLK IN and independent of CS, DMWR and DMRD. 27 RESET Reset. Active low logic input. A logic low sets the words in FIFO memory to 1000 0000 0000 and resets the ALFL output and status/control register. 28 CLK IN Clock Input. TTL-compatible logic input. Used as the clock source for the A/D converter. The mark-space ratio of this clock can vary from 35/65 to 65/35. PIN CONFIGURATIONS LCCC PLCC DIP |
类似零件编号 - AD7878SE |
|
类似说明 - AD7878SE |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |