 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
AD7869AQ 数据表(PDF) 4 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
AD7869AQ 数据表(HTML) 4 Page - Analog Devices |
|
|
4 / 16 page  AD7869 TIMING SPECIFICATIONS1, 2 –4– REV. A Limit at TMIN, TMAX Parameter (All Versions) Units Conditions/Comments ADC TIMING t1 50 ns min CONVST Pulse Width t2 3 440 ns min RCLK Cycle Time, Internal Clock t3 100 ns min RFS to RCLK Falling Edge Setup Time t4 20 ns min RCLK Rising Edge to RFS 100 ns max t5 4 155 ns max RCLK to Valid Data Delay, CL = 35 pF t6 4 ns min Bus Relinquish Time after RCLK 100 ns max t13 5 2 RCLK + 200 to ns typ CONVST to RFS Delay 3 RCLK + 200 DAC TIMING t7 50 ns min TFS to TCLK Falling Edge t8 75 ns min TCLK Falling Edge to TFS t9 150 ns min TCLK Cycle Time t10 30 ns min Data Valid to TCLK Setup Time t11 75 ns min Data Valid to TCLK Hold Time tl2 40 ns min LDAC Pulse Width NOTES 1Timing specifications are sample tested at +25 °C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V. 2Serial timing is measured with a 4.7 k Ω pull-up resistor on DR and RFS and a 2 kΩ pull-up resistor on RCLK. The capacitance on all three outputs is 35 pF. 3When using internal clock, RCLK mark/space ratio (measured form a voltage level of 1.6 V) range is 40/60 to 60/40. For external clock, RCLK mark/space ratio = external clock mark/space ratio. 4DR will drive higher capacitance loads but this will add to t 5 since it increases the external RC time constant (4.7 k Ω//C L) and hence the time to reach 2.4 V. 5Time 2 RCLK to 3 RCLK depends on conversion start to ADC clock synchronization. 6TCLK mark/space ratio is 40/60 to 60/40. ABSOLUTE MAXIMUM RATINGS* (TA = + 25 °C unless otherwise noted) VDD to AGND . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V VSS to AGND . . . . . . . . . . . . . . . . . . . . . . . . . +0.3 V to –7 V AGND to DGND . . . . . . . . . . . . . . . . –0.3 V to VDD + 0.3 V VOUT to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . . VSS to VDD VIN to AGND . . . . . . . . . . . . . . . . VSS –0.3 V to VDD + 0.3 V RO ADC to AGND . . . . . . . . . . . . . . . –0.3 V to VDD + 0.3 V RO DAC to AGND . . . . . . . . . . . . . . . –0.3 V to VDD + 0.3 V RI DAC to AGND . . . . . . . . . . . . . . . –0.3 V to VDD + 0.3 V Digital Inputs to DGND . . . . . . . . . . . –0.3 V to VDD + 0.3 V Digital Outputs to DGND . . . . . . . . . . –0.3 V to VDD + 0.3 V Operating Temperature Range J Version . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 °C to +70°C A Version . . . . . . . . . . . . . . . . . . . . . . . . . . –40 °C to +85°C Storage Temperature Range . . . . . . . . . . . . –65 °C to +150°C Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . +300 °C Power Dissipation (Any Package) to +75 °C . . . . . . . 1000 mW Derates above +75 °C by . . . . . . . . . . . . . . . . . . . . 10 mW/°C *Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. WARNING! ESD SENSITIVE DEVICE CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7869 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. ORDERING GUIDE Signal- Temperature to-Noise Relative Package Model Range Ratio (SNR) Accuracy Option* AD7869JN 0 °C to +70°C 78 dB ±2 LSB max N-24 AD7869JR 0 °C to +70°C 78 dB ±2 LSB max R-28 AD7869AQ –40 °C to +85°C 77 dB ±2 LSB max Q-24 *N = Plastic DIP; Q = Cerdip; R = Small Outline IC (SOIC). (VDD = +5 V 5%, VSS = –5 V 5%, AGND = DGND = 0 V) |
类似零件编号 - AD7869AQ |
|
类似说明 - AD7869AQ |
|
|
|
链接网址 |
| 隐私政策 |
| ALLDATASHEETCN.COM |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
