数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7302BN 数据表(PDF) 9 Page - Analog Devices

部件名 AD7302BN
功能描述  2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7302BN 数据表(HTML) 9 Page - Analog Devices

Back Button AD7302BN Datasheet HTML 5Page - Analog Devices AD7302BN Datasheet HTML 6Page - Analog Devices AD7302BN Datasheet HTML 7Page - Analog Devices AD7302BN Datasheet HTML 8Page - Analog Devices AD7302BN Datasheet HTML 9Page - Analog Devices AD7302BN Datasheet HTML 10Page - Analog Devices AD7302BN Datasheet HTML 11Page - Analog Devices AD7302BN Datasheet HTML 12Page - Analog Devices AD7302BN Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 16 page
background image
AD7302
–9–
REV. 0
GENERAL DESCRIPTION
D/A Section
The AD7302 is a dual 8-bit voltage output digital-to-analog
converter. The architecture consists of a reference amplifier, a
current source DAC followed by a current-to-voltage converter
capable of generating rail-to-rail voltages on the output of the
DAC. Figure 19 shows a block diagram of the basic DAC
architecture.
REFERENCE
AMPLIFIER
+
-
VO A/B
VDD
REFIN
AD7302
CURRENT
DAC
I/V
30k
30k
11.7k
11.7k
Figure 19. DAC Architecture
Both DAC A and DAC B outputs are internally buffered and
these output buffer amplifiers have rail-to-rail output character-
istics. The output amplifier is capable driving a load of 10 k
Ω to
both VDD and ground in parallel with a 100 pF to ground. The
reference selection for the DAC can either be internally generated
from VDD or externally applied through the REFIN pin. A
comparator on the REFIN pin detects whether the required
reference is the internally generated reference or the externally
applied voltage to the REFIN pin. If REFIN is connected to
VDD, the reference selected is the internally generated VDD/2
reference. When an externally applied voltage is more than one
volt below VDD, the comparator selection switches to the
externally applied voltage to the REFIN pin. The range on the
external reference input is from 1.0 V to VDD/2. The output
voltage from either DAC is given by:
VO A/B = 2
× V
REF
× (N/256)
where:
VREF is the voltage applied to the external REFIN pin or
VDD/2 when the internal reference is selected.
N
is the decimal equivalent of the code loaded to the DAC
register and ranges from 0 to 255.
Reference
The AD7302 has the facility to use either an external reference
applied through the REFIN pin or an internal reference
generated from VDD. Figure 20 shows the reference input
arrangement where either the internal VDD/2 reference or the
externally applied reference can be selected.
COMPARATOR
VTH
PMOS
MUX
INT
REF
SELECTED
REFERENCE OUTPUT
VDD
REFIN
INT REF
EXT REF
Figure 20. Reference Selection Circuitry
The internal reference is selected by tying the REFIN pin to
VDD. If an external reference is to be used, this can be directly
applied to the REFIN pin; if this is 1 V below VDD, the internal
circuitry will select this externally applied reference as the
reference source for the DAC.
Digital Interface
The AD7302 contains a fast parallel interface allowing this dual
DAC to interface to industry standard microprocessors, micro-
controllers and DSP machines. There are two modes in which
this parallel interface can be configured to update the DAC
outputs. The simultaneous update mode allows simultaneous
updating of both DAC outputs. The automatic update mode
allows each DAC to be individually updated following a write
cycle. Figure 21 shows the internal logic associated with the
digital interface. The PON STRB signal is internally generated
from the power on reset circuitry and is low during the power-
on reset phase of the power-up procedure.
CLR
PON STRB
LDAC
A/B
CS
WR
CLEAR
LDAC
DAC A SEL
DAC A
CONTROL
LOGIC
ENABLE
SET SLE
MLE A
SLE A
CLR
CLEAR
LDAC
DAC B SEL
DAC B
CONTROL
LOGIC
ENABLE
SET SLE
MLE B
SLE B
Figure 21. Logic Interface
The AD7302 has a double buffered interface, which allows
for simultaneous updating of the DAC outputs. Figure 22 shows
a block diagram of the register arrangement within the AD7302.
DB7–DB0
INPUT
REGISTER
LOWER
NIBBLE
4 TO 15
DECODER
DAC
REGISTER
DRIVERS
4
15
15
30
8
UPPER
NIBBLE
4 TO 15
DECODER
DAC
REGISTER
DRIVERS
4
15
15
30
CONTROL
LOGIC
SLE
MLE
A/B
CS
WR
LDAC
CLR
Figure 22. Register Arrangement


类似零件编号 - AD7302BN

制造商部件名数据表功能描述
logo
Analog Devices
AD7302BN AD-AD7302BN Datasheet
295Kb / 16P
   2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC
REV. 0
AD7302BN AD-AD7302BN Datasheet
218Kb / 16P
   2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC
REV. 0
AD7302BNZ AD-AD7302BNZ Datasheet
295Kb / 16P
   2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC
REV. 0
More results

类似说明 - AD7302BN

制造商部件名数据表功能描述
logo
Analog Devices
AD7302BNZ AD-AD7302BNZ Datasheet
295Kb / 16P
   2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC
REV. 0
AD7302BRUZ AD-AD7302BRUZ Datasheet
218Kb / 16P
   2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC
REV. 0
AD7302 AD-AD7302_15 Datasheet
295Kb / 16P
   2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC
REV. 0
AD7302BRUZ AD-AD7302BRUZ Datasheet
295Kb / 16P
   2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC
REV. 0
AD7801 AD-AD7801 Datasheet
219Kb / 16P
   2.7 V to 5.5 V, Parallel Input, Voltage Output 8-Bit DAC
REV. 0
AD7801BRUZ AD-AD7801BRUZ Datasheet
222Kb / 16P
   2.7 V to 5.5 V, Parallel Input, Voltage Output 8-Bit DAC
REV. 0
AD7801BRZ-REEL AD-AD7801BRZ-REEL Datasheet
222Kb / 16P
   2.7 V to 5.5 V, Parallel Input, Voltage Output 8-Bit DAC
REV. 0
AD7801 AD-AD7801_15 Datasheet
222Kb / 16P
   2.7 V to 5.5 V, Parallel Input, Voltage Output 8-Bit DAC
REV. 0
AD7303BRZ AD-AD7303BRZ Datasheet
292Kb / 16P
   2.7 V to 5.5 V, Serial Input, Dual Voltage Output 8-Bit DAC
REV. 0
AD7303 AD-AD7303 Datasheet
361Kb / 16P
   2.7 V to 5.5 V, Serial Input, Dual Voltage Output 8-Bit DAC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com