数据搜索系统,热门电子元器件搜索 |
|
AD7226 数据表(PDF) 3 Page - Analog Devices |
|
AD7226 数据表(HTML) 3 Page - Analog Devices |
3 / 12 page AD7226 REV. A –3– ORDERING GUIDE Total Temperature Unadjusted Package Model 1 Range Error Option 2 AD7226KN –40 °C to +85°C ±2 LSB N-20 AD7226KP –40 °C to +85°C ±2 LSB P-20A AD7226KR –40 °C to +85°C ±2 LSB R-20 AD7226BQ –40 °C to +85°C ±2 LSB Q-20 AD7226TQ –55 °C to +125°C ±2 LSB Q-20 AD7226TE –55 °C to +125°C ±2 LSB E-20A NOTES 1To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact your local sales office for Military data sheet, for U.S. Standard Military Drawing (SMD), see DESC drawing #5962–87802. 2E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC. SINGLE SUPPLY Parameter K, B, T Versions 2 Units Conditions/Comments STATIC PERFORMANCE Resolution 8 Bits Total Unadjusted Error ± 2 LSB max Differential Nonlinearity ± 1 LSB max Guaranteed Monotonic REFERENCE INPUT Input Resistance 2 k Ω min Input Capacitance 3 65 pF min Occurs when each DAC is loaded with all 0s. 300 pF max Occurs when each DAC is loaded with all 1s. DIGITAL INPUTS Input High Voltage, VINH 2.4 V min Input Low Voltage, VINL 0.8 V max Input Leakage Current ± 1 µA max VIN = 0 V or VDD Input Capacitance 8 pF max Input Coding Binary DYNAMIC PERFORMANCE Voltage Output Slew Rate 4 2V/ µs min Voltage Output Settling Time 4 Positive Full Scale Change 5 µs max Settling Time to ±1/2 LSB Negative Full Scale Change 20 µs max Settling Time to ±1/2 LSB Digital Crosstalk 50 nV secs typ Minimum Load Resistance 2 k Ω min VOUT = +10 V POWER SUPPLIES VDD Range 14.25/15.75 V min/V max For Specified Performance IDD 13 mA max Outputs Unloaded; VIN = VINL or VINH NOTES 1Maximum possible reference voltage. 2Temperature ranges are as follows: K Version: –40 °C to +85°C B Version: –40 °C to +85°C T Version: –55 °C to +125°C 3Guanteed by design. Not production tested. 4Sample Tested at 25 °C to ensure compliance. 5Switching Characteristics apply for single and dual supply operation. Specifications subject to change without notice. (VDD = +15 V 5%; VSS = AGND = DGND = O V; VREF = +10 V 1 unless otherwise noted. All specifications TMIN to TMAX unless otherwise noted.) |
类似零件编号 - AD7226 |
|
类似说明 - AD7226 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |