数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD5532HS 数据表(PDF) 9 Page - Analog Devices

部件名 AD5532HS
功能描述  32-Channel 14-Bit DAC with High-Speed 3-Wire Serial Interface
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD5532HS 数据表(HTML) 9 Page - Analog Devices

Back Button AD5532HS Datasheet HTML 4Page - Analog Devices AD5532HS Datasheet HTML 5Page - Analog Devices AD5532HS Datasheet HTML 6Page - Analog Devices AD5532HS Datasheet HTML 7Page - Analog Devices AD5532HS Datasheet HTML 8Page - Analog Devices AD5532HS Datasheet HTML 9Page - Analog Devices AD5532HS Datasheet HTML 10Page - Analog Devices AD5532HS Datasheet HTML 11Page - Analog Devices AD5532HS Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 9 / 12 page
background image
REV. 0
AD5532HS
–9–
MICROPROCESSOR INTERFACING
AD5532HS-to-ADSP-21xx Interface
The ADSP-21xx family of DSPs are easily interfaced to the
AD5532HS without the need for extra logic.
A data transfer is initiated by writing a word to the Tx register
after the SPORT has been enabled. In a write sequence, data is
clocked out on each rising edge of the DSP’s serial clock and
clocked into the AD5532HS on the falling edge of its SCLK.
The easiest way to provide the 19-bit data-word required by
the AD5532HS, is to transmit two 10-bit data-words from the
ADSP-21xx. Ensure that the data is positioned correctly in the
TX register so that the first 19 bits transmitted contain valid
data. The SPORT control register should be set up as follows:
TFSW
= 1, Alternate Framing
INVTFS = 1, Active Low Frame Signal
DTYPE = 00, Right Justify Data
ISCLK
= 1, Internal Serial Clock
TFSR
= 1, Frame Every Word
ITFS
= 1, Internal Framing Signal
SLEN
= 1001, 10-Bit Data Word
Figure 3 shows the connection diagram.
SCLK
AD5532HS*
SYNC
TFS
DIN
DT
SCLK
ADSP-2101/
ADSP-2103*
*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 3. AD5532HS-to-ADSP-2101/ADSP-2103 Interface
AD5532HS-to-MC68HC11 Interface
The Serial Peripheral Interface (SPI) on the MC68HC11 is
configured for Master Mode (MSTR = 1), Clock Polarity Bit
(CPOL) = 0 and the Clock Phase Bit (CPHA) = 1. The SPI is
configured by writing to the SPI Control Register (SPCR)—see
68HC11 User Manual. SCK of the 68HC11 drives the SCLK of
the AD5532HS and the MOSI output drives the serial data line
(DIN) of the AD5532HS. The SYNC signal is derived from a port
line (PC7). When data is being transmitted to the AD5532HS, the
SYNC line is taken low (PC7). Data appearing on the MOSI
output is valid on the falling edge of SCK. The 68HC11 transfers
only eight bits of data during each serial transfer operation;
therefore, three consecutive write operations are necessary to
transmit 19 bits of data. Data is transmitted MSB first. It is
important to left-justify the data in the SPDR register so that
the first 19 bits transmitted contain valid data. PC7 must be
pulled low to start a transfer. It is taken high and pulled low
again before any further write cycles can take place. See Figure 4.
SCLK
AD5532HS*
SYNC
DIN
PC7
SCK
MC68HC11*
*ADDITIONAL PINS OMITTED FOR CLARITY
MOSI
Figure 4. AD5532HS-to-MC68HC11 Interface
AD5532HS-to-PIC16C6x/7x Interface
The PIC16C6x/7x Synchronous Serial Port (SSP) is configured
as an SPI Master with the Clock Polarity bit = 0. This is done
by writing to the Synchronous Serial Port Control Register
(SSPCON). See user PIC16/17 Microcontroller User Manual.
In this example I/O port RA1 is being used to pulse SYNC
and enable the serial port of the AD5532HS. This microcontroller
transfers only eight bits of data during each serial transfer
operation; therefore, three consecutive write operations are
necessary to transmit 19 bits of data. Data is transmitted MSB
first. It is important to left-justify the data in the SPDR register
so that the first 19 bits transmitted contain valid data. RA1
must be pulled low to start a transfer. It is taken high and pulled
low again before any further write cycles can take place. Figure 5
shows the connection diagram.
SCLK
PIC16C6x/7x*
SYNC
DIN
SCK/RC3
AD5532HS*
*ADDITIONAL PINS OMITTED FOR CLARITY
SDI/RC4
RA1
Figure 5. AD5532HS-to-PIC16C6x/7x Interface
AD5532HS-to-8051 Interface
The AD5532HS requires a clock synchronized to the serial
data. The 8051 serial interface must therefore be operated in
Mode 0. In this mode serial data exits the 8051 through RxD
and a shift clock is output on TxD. The SYNC signal is derived
from a port line (P1.1). Figure 6 shows how the 8051 is connected
to the AD5532HS. Because the AD5532HS shifts data out on
the rising edge of the shift clock and latches data in on the
falling edge, the shift clock must be inverted. Note also that
the AD5532HS requires its data with the MSB first. Since the
8051 outputs the LSB first, the transmit routine must take this
into account.
AD5532HS*
SCLK
DIN
SYNC
TxD
RxD
P1.1
8051*
*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 6. AD5532HS-to-8051 Interface


类似零件编号 - AD5532HS

制造商部件名数据表功能描述
logo
Analog Devices
AD5532HS AD-AD5532HS_15 Datasheet
168Kb / 12P
   32-Channel 14-Bit DAC with High-Speed 3-Wire Serial Interface
REV. 0
More results

类似说明 - AD5532HS

制造商部件名数据表功能描述
logo
Analog Devices
AD5532HS AD-AD5532HS_15 Datasheet
168Kb / 12P
   32-Channel 14-Bit DAC with High-Speed 3-Wire Serial Interface
REV. 0
logo
Maxim Integrated Produc...
MAX5753 MAXIM-MAX5753 Datasheet
415Kb / 25P
   32-Channel, 14-Bit, Voltage-Output DACs with Serial Interface
19-3593; Rev 0; 11/05
logo
Analog Devices
AD5372 AD-AD5372_15 Datasheet
722Kb / 29P
   32-Channel, 16-/14-Bit, Serial Input, Voltage Output DAC
REV. C
AD5373 AD-AD5373_15 Datasheet
722Kb / 29P
   32-Channel, 16-/14-Bit, Serial Input, Voltage Output DAC
REV. C
AD5532 AD-AD5532 Datasheet
244Kb / 16P
   32-Channel, 14-Bit Voltage-Output DAC
REV. 0
AD45335 AD-AD45335 Datasheet
961Kb / 17P
   32-Channel, 14-Bit DAC with Full-Scale Output
Rev. PrA
AD5532 AD-AD5532_15 Datasheet
394Kb / 20P
   32-Channel, 14-Bit Voltage-Output DAC
REV. D
logo
Maxim Integrated Produc...
MAX5113 MAXIM-MAX5113 Datasheet
8Mb / 27P
   9-Channel, 14-Bit Current DAC with SPI Interface
Rev 2; 5/13
MAX5111 MAXIM-MAX5111 Datasheet
83Kb / 2P
   9-Channel, 14-Bit, Current DAC with I짼C Interface
1/12/2015
MAX5112 MAXIM-MAX5112 Datasheet
9Mb / 28P
   9-Channel, 14-Bit, Current DAC with I2C Interface
19-3563; Rev 1; 5/05
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com