数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD1877JR 数据表(PDF) 11 Page - Analog Devices

部件名 AD1877JR
功能描述  Single-Supply 16-Bit Stereo ADC
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD1877JR 数据表(HTML) 11 Page - Analog Devices

Back Button AD1877JR Datasheet HTML 7Page - Analog Devices AD1877JR Datasheet HTML 8Page - Analog Devices AD1877JR Datasheet HTML 9Page - Analog Devices AD1877JR Datasheet HTML 10Page - Analog Devices AD1877JR Datasheet HTML 11Page - Analog Devices AD1877JR Datasheet HTML 12Page - Analog Devices AD1877JR Datasheet HTML 13Page - Analog Devices AD1877JR Datasheet HTML 14Page - Analog Devices AD1877JR Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 18 page
background image
AD1877
REV. A
–11–
Two modes deserve special discussion. The first special mode,
“Slave Mode, Data Position Controlled by WCLK Input” (S/
M
= HI, R
LJUST = HI, MSBDLY = LO), shown in Figure 8, is
the only mode in which WCLK is an input. The 16-bit output
data words can be placed at user-defined locations within 32-bit
fields. The MSB will appear in the BCLK period after WCLK is
detected HI by the BCLK sampling edge. If WCLK is HI dur-
ing the first BCLK of the 32-bit field (if WCLK is tied HI for
example), then the MSB of the output word will be valid on the
sampling edge of the second BCLK. The effect is to delay the
MSB for one bit clock cycle into the field, making the output
data compatible at the data format level with the I
2S data for-
mat. Note that the relative placement of the WCLK input can
vary from 32-bit field to 32-bit field, even within the same
64-bit frame. For example, within a single 64-bit frame, the left
word could be right justified (by pulsing WCLK HI on the 16th
BCLK) and the right word could be in an I
2S-compatible data
format (by having WCLK HI at the beginning of the second field).
In the second special mode “Master Mode, Right-Justified with
MSB Delay, WCLK Pulsed in 17th Cycle” (S/
M = LO,
R
LJUST = HI, MSBDLY = LO), shown in Figure 12, WCLK
is an output and is pulsed for one cycle by the AD1877. The
MSB is valid on the 18th BCLK sampling edge, and the LSB
extends into the first BCLK period of the next 32-bit field.
Timing Parameters
For master modes, a BCLK transmitting edge (labeled “XMIT”)
will be delayed from a CLKIN rising edge by tDLYCKB, as shown
in Figure 17. A L
RCK transition will be delayed from a BCLK
transmitting edge by tDLYBLR. A WCLK rising edge will be
delayed from a BCLK transmitting edge by tDLYBWR, and a WCLK
falling edge will be delayed from a BCLK transmitting edge by
tDLYBWF. The DATA and TAG outputs will be delayed from a
transmitting edge of BCLK by tDLYDT.
For slave modes, an L
RCK transition must be setup to a BCLK
sampling edge (labeled “SAMPLE”) by tSETLRBS. The DATA
and TAG outputs will be delayed from an L
RCK transition by
tDLYLRDT, and DATA and TAG outputs will be delayed from
BCLK transmitting edge by tDLYBDT. For “Slave Mode, Data
Position Controlled by WCLK Input,” WCLK must be setup to
a BCLK sampling edge by tSETWBS.
For both master and slave modes, BCLK must have a minimum
LO pulsewidth of tBPWL, and a minimum HI pulsewidth of tBPWH.
The AD1877 CLKIN and
RESET timing is shown in Figure
19. CLKIN must have a minimum LO pulsewidth of tCPWL, and
a minimum HI pulse width of tCPWH. The minimum period of
CLKIN is given by tCLKIN. RESET must have a minimum LO
pulsewidth of tRPWL. Note that there are no setup or hold time
requirements for
RESET.
Synchronizing Multiple AD1877s
Multiple AD1877s can be synchronized by making all the
AD1877s serial port slaves. This option is illustrated in
Figure 6. See the “Reset, Autocalibration and Power Down”
section above for additional information.
#1 AD1877
SLAVE MODE
CLKIN
DATA
BCLK
WCLK
L
RCK
CLOCK
SOURCE
#2 AD1877
SLAVE MODE
CLKIN
DATA
BCLK
WCLK
L
RCK
#N AD1877
SLAVE MODE
CLKIN
DATA
BCLK
WCLK
L
RCK
RESET
RESET
RESET
Figure 6. Synchronizing Multiple AD1877s


类似零件编号 - AD1877JR

制造商部件名数据表功能描述
logo
Analog Devices
AD1877 AD-AD1877_15 Datasheet
240Kb / 20P
   Single-Supply 16-Bit Stereo ADC
REV. A
More results

类似说明 - AD1877JR

制造商部件名数据表功能描述
logo
Analog Devices
AD1870 AD-AD1870_15 Datasheet
282Kb / 20P
   Single-Supply 16-Bit Stereo ADC
REV. A
AD1877 AD-AD1877_15 Datasheet
240Kb / 20P
   Single-Supply 16-Bit Stereo ADC
REV. A
AD1870 AD-AD1870 Datasheet
276Kb / 20P
   Single-Supply 16-Bit Stereo ADC
REV. 0
AD1870 AD-AD1870_02 Datasheet
272Kb / 20P
   Single-Supply 16-Bit Stereo ADC
REV. A
logo
Linear Technology
LTC1606 LINER-LTC1606 Datasheet
169Kb / 12P
   16-Bit, 250ksps, Single Supply ADC
LTC1606 LINER-LTC1606_15 Datasheet
205Kb / 16P
   16-Bit, 250ksps, Single Supply ADC
LTC1606 LINER-LTC1606_1 Datasheet
200Kb / 16P
   16-Bit, 250ksps, Single Supply ADC
logo
Asahi Kasei Microsystem...
AK5701 AKM-AK5701 Datasheet
470Kb / 62P
   PLL & MIC-AMP 16-Bit Stereo ADC
logo
Maxim Integrated Produc...
MAX1132 MAXIM-MAX1132 Datasheet
388Kb / 19P
   16-Bit ADC, 200ksps, 5V Single-Supply with Reference
19-2083; Rev 0; 8/01
MAX1132ACAP MAXIM-MAX1132ACAP Datasheet
252Kb / 19P
   16-Bit ADC, 200ksps, 5V Single-Supply with Reference
Rev 0; 8/01
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com