数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD14160LBB-4 数据表(PDF) 8 Page - Analog Devices

部件名 AD14160LBB-4
功能描述  Quad-SHARC DSP Multiprocessor Family
Download  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD14160LBB-4 数据表(HTML) 8 Page - Analog Devices

Back Button AD14160LBB-4 Datasheet HTML 4Page - Analog Devices AD14160LBB-4 Datasheet HTML 5Page - Analog Devices AD14160LBB-4 Datasheet HTML 6Page - Analog Devices AD14160LBB-4 Datasheet HTML 7Page - Analog Devices AD14160LBB-4 Datasheet HTML 8Page - Analog Devices AD14160LBB-4 Datasheet HTML 9Page - Analog Devices AD14160LBB-4 Datasheet HTML 10Page - Analog Devices AD14160LBB-4 Datasheet HTML 11Page - Analog Devices AD14160LBB-4 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 52 page
background image
AD14160/AD14160L
–8–
REV. A
Pin
Type
Function
ADDR31-0
I/O/T
External Bus Address. (Common to all SHARCs) The AD14160/AD14160L outputs addresses for
external memory and peripherals on these pins. In a multiprocessor system, the bus master outputs ad-
dresses for read/writes on the internal memory or IOP registers of slave ADSP-2106xs. The AD14160/
AD14160L inputs addresses when a host processor or multiprocessing bus master is reading or writing
the internal memory or IOP registers of internal ADSP-21060s.
DATA47-0
I/O/T
External Bus Data. (Common to all SHARCs) The AD14160/AD14160L inputs and outputs data and
instructions on these pins. 32-bit single-precision floating-point data and 32-bit fixed-point data is trans-
ferred over bits 47-16 of the bus. 40-bit extended-precision floating-point data is transferred over bits 47-
8 of the bus. 16-bit short word data is transferred over bits 31-16 of the bus. In PROM boot mode, 8-bit
data is transferred over bits 23-16. Pull-up resistors on unused DATA pins are not necessary.
MS
3-0
O/T
Memory Select Lines. (Common to all SHARCs) These lines are asserted (low) as chip selects for the
corresponding banks of external memory. Memory bank size must be defined in the individual ADSP-
21060’s system control registers (SYSCON). The
MS
3-0 lines are decoded memory address lines that
change at the same time as the other address lines. When no external memory access is occurring the
MS
3-0
lines are inactive; they are active, however, when a conditional memory access instruction is executed, whether
or not the condition is true.
MS
0 can be used with the PAGE signal to implement a bank of DRAM memory
(Bank 0). In a multiprocessing system, the
MS
3-0 lines are output by the bus master.
RD
I/O/T
Memory Read Strobe. (Common to all SHARCs) This pin is asserted (low) when the AD14160/
AD14160L reads from external devices or when the internal memory of internal ADSP-2106xs is being
accessed. External devices (including other ADSP-2106xs) must assert
RD to read from the AD14160/
AD14160L’s internal memory. In a multiprocessing system,
RD is output by the bus master and is input
by all other ADSP-2106xs.
WR
I/O/T
Memory Write Strobe. (Common to all SHARCs) This pin is asserted (low) when the AD14160/
AD14160L writes to external devices or when the internal memory of internal ADSP-2106xs is being
accessed. External devices (including other ADSP-2106xs) must assert
WR to write to the AD14160/
AD14160L’s internal memory. In a multiprocessing system
WR is output by the bus master and is input by all
other ADSP-2106xs.
PAGE
O/T
DRAM Page Boundary. (Common to all SHARCs) The AD14160/AD14160L asserts this pin to signal
that an external DRAM page boundary has been crossed. DRAM page size must be defined in the indi-
vidual ADSP-21060’s memory control register (WAIT). DRAM can only be implemented in external
memory Bank 0; the PAGE signal can only be activated for Bank 0 accesses. In a multiprocessing system,
PAGE is output by the bus master.
ADRCLK
O/T
Clock Output Reference. (Common to all SHARCs) In a multiprocessing system, ADRCLK is output
by the bus master.
SW
I/O/T
Synchronous Write Select. (Common to all SHARCs) This signal is used to interface the AD14160/
AD14160L to synchronous memory devices (including other ADSP-2106xs). The AD14160/AD14160L
asserts
SW (low) to provide an early indication of an impending write cycle, which can be aborted if WR
is not later asserted (e.g., in a conditional write instruction). In a multiprocessing system,
SW is output
by the bus master and is input by all other ADSP-2106xs to determine if the multiprocessor memory
access is a read or write.
SW is asserted at the same time as the address output. A host processor using
synchronous writes must assert this pin when writing to the AD14160/AD14160L.
ACK
I/O/S
Memory Acknowledge. (Common to all SHARCs) External devices can deassert ACK (low) to add
wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other pe-
ripherals to hold off completion of an external memory access. The AD14160/AD14160L deasserts ACK,
as an output, to add wait states to a synchronous access of its internal memory. In a multiprocessing
system, a slave ADSP-2106x deasserts the bus master’s ACK input to add wait state(s) to an access of its
internal memory. The bus master has a keeper latch on its ACK pin that maintains the input at the level
it was last driven to.
PIN FUNCTION DESCRIPTIONS
AD14160/AD14160L pin definitions are listed below. Inputs
identified as synchronous (S) must meet timing requirements
with respect to CLKIN (or with respect to TCK for TMS,
TDI). Inputs identified as asynchronous (A) can be asserted
asynchronously to CLKIN (or to TCK for
TRST).
Unused inputs should be tied or pulled to VDD or GND, except
for ADDR31-0, DATA47-0, FLAG2-0, SW, and inputs that have
internal pull-up or pull-down resistors (CPA, ACK, DTx, DRx,
TCLKx, RCLKx, LxDAT3-0, LxCLK, LxACK, TMS and
TDI)—these pins can be left floating. These pins have a logic-
level hold circuit that prevents the input from floating internally.
A = Asynchronous O = Output
(A/D) = Active Drive
G = Ground
P = Power Supply
(O/D) = Open Drain
I = Input
S = Synchronous
T = Three-State (when
SBTS is asserted, or when the AD14160/
AD14160L is a bus slave)


类似零件编号 - AD14160LBB-4

制造商部件名数据表功能描述
logo
List of Unclassifed Man...
AD140 ETC1-AD140 Datasheet
329Kb / 4P
   GERMANIUM POWER TRANSISTORS
logo
Analog Devices
AD1403 AD-AD1403 Datasheet
80Kb / 4P
   Low Cost, Precision 2.5 V IC References
REV. A
AD1403 AD-AD1403 Datasheet
84Kb / 4P
   Low Cost, Precision 2.5 V IC References
REV. A
AD1403A AD-AD1403A Datasheet
80Kb / 4P
   Low Cost, Precision 2.5 V IC References
REV. A
AD1403A AD-AD1403A Datasheet
84Kb / 4P
   Low Cost, Precision 2.5 V IC References
REV. A
More results

类似说明 - AD14160LBB-4

制造商部件名数据表功能描述
logo
Analog Devices
AD14060 AD-AD14060 Datasheet
744Kb / 44P
   Quad-SHARC DSP Multiprocessor Family
REV. A
AD14060L AD-AD14060L_15 Datasheet
1Mb / 48P
   DSP Multiprocessor Family
REV. B
AD14060 AD-AD14060_15 Datasheet
1Mb / 48P
   DSP Multiprocessor Family
REV. B
ADSP-21060LCW-133 AD-ADSP-21060LCW-133 Datasheet
479Kb / 48P
   ADSP-21060 Industrial SHARC DSP Microcomputer Family
REV. B
ADSP-21060C AD-ADSP-21060C Datasheet
478Kb / 48P
   ADSP-21060 Industrial SHARC DSP Microcomputer Family
REV. B
ADSP-21061 AD-ADSP-21061_15 Datasheet
870Kb / 52P
   Commercial Grade SHARC DSP Microcomputer
Rev. D
ADSP-21061LKSZ-160 AD-ADSP-21061LKSZ-160 Datasheet
870Kb / 52P
   Commercial Grade SHARC DSP Microcomputer
REV. D
ADSP-21061L AD-ADSP-21061L_15 Datasheet
870Kb / 52P
   Commercial Grade SHARC DSP Microcomputer
Rev. D
ADSP21062 AD-ADSP21062 Datasheet
338Kb / 48P
   DSP Microcomputer Family
REV. B
ADSP-2106X AD-ADSP-2106X Datasheet
366Kb / 47P
   DSP Microcomputer Family
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com