数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SN74AHCT74QDRQ1 数据表(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
部件名 SN74AHCT74QDRQ1
功能描述  DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

SN74AHCT74QDRQ1 数据表(HTML) 4 Page - Texas Instruments

  SN74AHCT74QDRQ1 Datasheet HTML 1Page - Texas Instruments SN74AHCT74QDRQ1 Datasheet HTML 2Page - Texas Instruments SN74AHCT74QDRQ1 Datasheet HTML 3Page - Texas Instruments SN74AHCT74QDRQ1 Datasheet HTML 4Page - Texas Instruments SN74AHCT74QDRQ1 Datasheet HTML 5Page - Texas Instruments SN74AHCT74QDRQ1 Datasheet HTML 6Page - Texas Instruments SN74AHCT74QDRQ1 Datasheet HTML 7Page - Texas Instruments SN74AHCT74QDRQ1 Datasheet HTML 8Page - Texas Instruments SN74AHCT74QDRQ1 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 10 page
background image
SN74AHCT74QQ1
DUAL POSITIVEEDGETRIGGERED DTYPE FLIPFLOP
WITH CLEAR AND PRESET
SGDS008B − MAY 1998 − REVISED APRIL 2008
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (see Figure 1)
PARAMETER
TA = 25°C
MIN
MAX
UNIT
PARAMETER
MIN
MAX
MIN
MAX
UNIT
tw
Pulse duration
PRE or CLR low
5
5
ns
tw
Pulse duration
CLK
5
5
ns
tsu
Setup time before CLK
Data
5
5
ns
tsu
Setup time before CLK
PRE or CLR inactive
3.5
3.5
ns
th
Hold time, data after CLK
0
0
ns
switching characteristics over recommended operating free-air temperature range,
VCC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
TO
LOAD
TA = 25°C
MIN
MAX
UNIT
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
LOAD
CAPACITANCE
MIN
TYP
MAX
MIN
MAX
UNIT
fmax
CL = 15 pF
100
160
80
MHz
fmax
CL = 50 pF
80
140
65
MHz
tPLH
PRE or CLR
Q or Q
CL = 15 pF
7.6
10.4
1
12
ns
tPHL
PRE or CLR
Q or Q
CL = 15 pF
7.6
10.4
1
12
ns
tPLH
CLK
Q or Q
CL = 15 pF
5.8
7.8
1
9
ns
tPHL
CLK
Q or Q
CL = 15 pF
5.8
7.8
1
9
ns
tPLH
PRE or CLR
Q or Q
CL = 50 pF
8.1
11.4
1
13
ns
tPHL
PRE or CLR
Q or Q
CL = 50 pF
8.1
11.4
1
13
ns
tPLH
CLK
Q or Q
CL = 50 pF
6.3
8.8
1
10
ns
tPHL
CLK
Q or Q
CL = 50 pF
6.3
8.8
1
10
ns
noise characteristics, VCC = 5 V, CL = 50 pF, TA = 25°C (see Note 4)
PARAMETER
MIN
MAX
UNIT
VOL(P)
Quiet output, maximum dynamic VOL
0.8
V
VOL(V)
Quiet output, minimum dynamic VOL
−0.8
V
VOH(V)
Quiet output, minimum dynamic VOH
4
V
VIH(D)
High-level dynamic input voltage
2
V
VIL(D)
Low-level dynamic input voltage
0.8
V
NOTE 4: Characteristics are for surface-mount packages only.
operating characteristics, VCC = 5 V, TA = 25°C
PARAMETER
TEST CONDITIONS
TYP
UNIT
Cpd
Power dissipation capacitance
No load,
f = 1 MHz
32
pF


类似零件编号 - SN74AHCT74QDRQ1

制造商部件名数据表功能描述
logo
Texas Instruments
SN74AHCT74 TI-SN74AHCT74 Datasheet
99Kb / 7P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN74AHCT74 TI-SN74AHCT74 Datasheet
650Kb / 2P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN74AHCT74 TI-SN74AHCT74 Datasheet
962Kb / 25P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN74AHCT74 TI-SN74AHCT74 Datasheet
2Mb / 43P
[Old version datasheet]   SNxAHCT74 Quadruple 2-Input Positive-NAND Gates
REVISED MAY 2023
SN74AHCT74-EP TI1-SN74AHCT74-EP Datasheet
434Kb / 9P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
More results

类似说明 - SN74AHCT74QDRQ1

制造商部件名数据表功能描述
logo
Texas Instruments
SN74HC74-Q1 TI1-SN74HC74-Q1_15 Datasheet
828Kb / 14P
[Old version datasheet]   DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
74ACT11074 TI-74ACT11074 Datasheet
81Kb / 5P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74HC74-EP TI1-SN74HC74-EP Datasheet
600Kb / 12P
[Old version datasheet]   DUAL D-TYPE POSITIVE EDGE TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
SN74AHCT74-EP TI1-SN74AHCT74-EP Datasheet
434Kb / 9P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
74AC11074 TI-74AC11074 Datasheet
92Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
REVISED APRIL 1996
logo
Fairchild Semiconductor
DM74AS74 FAIRCHILD-DM74AS74 Datasheet
69Kb / 7P
   Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear
logo
Texas Instruments
SN74LVC74 TI-SN74LVC74 Datasheet
84Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC74A-EP TI1-SN74LVC74A-EP Datasheet
550Kb / 13P
[Old version datasheet]   DUAL POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC74A-Q1 TI1-SN74LVC74A-Q1 Datasheet
222Kb / 11P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74ACT74-EP TI1-SN74ACT74-EP Datasheet
285Kb / 9P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74ALVC74 TI-SN74ALVC74 Datasheet
127Kb / 8P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com