数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADC1002S020HL 数据表(PDF) 8 Page - Integrated Device Technology

部件名 ADC1002S020HL
功能描述  Single 10 bits ADC, up to 20 MHz
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  IDT [Integrated Device Technology]
网页  http://www.idt.com
标志 IDT - Integrated Device Technology

ADC1002S020HL 数据表(HTML) 8 Page - Integrated Device Technology

Back Button ADC1002S020HL Datasheet HTML 4Page - Integrated Device Technology ADC1002S020HL Datasheet HTML 5Page - Integrated Device Technology ADC1002S020HL Datasheet HTML 6Page - Integrated Device Technology ADC1002S020HL Datasheet HTML 7Page - Integrated Device Technology ADC1002S020HL Datasheet HTML 8Page - Integrated Device Technology ADC1002S020HL Datasheet HTML 9Page - Integrated Device Technology ADC1002S020HL Datasheet HTML 10Page - Integrated Device Technology ADC1002S020HL Datasheet HTML 11Page - Integrated Device Technology ADC1002S020HL Datasheet HTML 12Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 18 page
background image
ADC1002S020_3
© IDT 2012. All rights reserved.
Product data sheet
Rev. 03 — 2 July 2012
8 of 18
Integrated Device Technology
ADC1002S020
Single 10 bits ADC, up to 20 MHz
[1]
In addition to a good layout of the digital and analog ground, it is recommended that the rise and fall times of the clock must not be less
than 1 ns.
[2]
Analog input voltages producing code 0 up to and including code 1023:
a) Voffset BOTTOM is the difference between the analog input which produces data equal to 00 and the reference voltage on pin RB
(VRB) at Tamb = 25 C.
b) Voffset TOP is the difference between the reference voltage on pin RT (VRT) and the analog input which produces data outputs equal
to code 1023 at Tamb = 25 C.
[3]
To ensure the optimum linearity performance of such a converter architecture the lower and upper extremities of the converter reference
resistor ladder are connected to pins RB and RT via offset resistors ROB and ROT as shown in Figure 3.
a) The current flowing into the resistor ladder is
I
VRT VRB
ROB RL ROT
++
---------------------------------------
=
and the full-scale input range at the converter, to cover code 0
to 1023 is
VI
RL IL
RL
ROB RL ROT
++
---------------------------------------
VRT VRB
+

0.871
VRT VRB

==
=
b) Since RL, ROB and ROT have similar behavior with respect to process and temperature variation, the ratio
RL
ROB RL ROT
++
---------------------------------------
will be kept reasonably constant from device to device. Consequently variation of the output codes at a given input voltage depends
mainly on the difference VRT VRB and its variation with temperature and supply voltage. When several ADCs are connected in
parallel and fed with the same reference source, the matching between each of them is optimized.
[4]
The analog input settling time is the minimum time required for the input signal to be stabilized after a sharp full-scale input (square
wave signal) in order to sample the signal and obtain correct output data.
[5]
Effective bits are obtained via a Fast Fourier Transform (FFT) treatment taking 8000 acquisition points per equivalent fundamental
period. The calculation takes into account all harmonics and noise up to half the clock frequency (Nyquist frequency). Conversion to
SIgnal-to-Noise And Distortion (SINAD) ratio: SINAD = ENOB
 6.02 + 1.76 dB.
[6]
Output data acquisition: the output data is available after the maximum delay time of td(o).
Timing (fclk = 20 MHz; CL = 20 pF); see Figure4[6]
td(s)
sampling delay time
-
-
5
ns
th(o)
output hold time
5
-
-
ns
td(o)
output delay time
VDDO = 4.75 V
8
12
15
ns
VDDO = 3.15 V
8
17
20
ns
3-state output delay times; see Figure 5
tdZH
float to active HIGH
delay time
-
14
18
ns
tdZL
float to active LOW delay
time
-
16
20
ns
tdHZ
active HIGH to float
delay time
-
16
20
ns
tdLZ
active LOW to float delay
time
-
14
18
ns
Standby mode output delay times
tTLH
LOW to HIGH transition
time
stand-by
-
-
200
ns
tTHL
HIGH to LOW transition
time
start-up
-
-
500
ns
Table 6.
Characteristics …continued
VDDA = V7 to V9 = 3.3 V; VDDD = V4 to V3 = V18 to V19 = 3.3 V; VDDO = V20 to V21 = 3.3 V; VSSA, VSSD and VSSO shorted
together; Vi(p-p) = 1.83 V; CL = 20 pF; Tamb = 0 C to 70 C; typical values measured at Tamb = 25 C unless otherwise
specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit


类似零件编号 - ADC1002S020HL

制造商部件名数据表功能描述
logo
NXP Semiconductors
ADC1002S020HL NXP-ADC1002S020HL Datasheet
127Kb / 19P
   Single 10 bits ADC, up to 20 MHz
Rev. 02-13 August 2008
More results

类似说明 - ADC1002S020HL

制造商部件名数据表功能描述
logo
Renesas Technology Corp
ADC1002S020 RENESAS-ADC1002S020 Datasheet
429Kb / 18P
   Single 10 bits ADC, up to 20 MHz
2 July 2012
logo
NXP Semiconductors
ADC1002S020 NXP-ADC1002S020 Datasheet
127Kb / 19P
   Single 10 bits ADC, up to 20 MHz
Rev. 02-13 August 2008
logo
Renesas Technology Corp
ADC1005S060 RENESAS-ADC1005S060 Datasheet
440Kb / 18P
   Single 10 bits ADC, up to 60 MHz
2 July 2012
logo
NXP Semiconductors
ADC1005S060 NXP-ADC1005S060 Datasheet
113Kb / 19P
   Single 10 bits ADC, up to 60 MHz
Rev. 02-13 August 2008
logo
Integrated Device Techn...
ADC1005S060 IDT-ADC1005S060 Datasheet
436Kb / 18P
   Single 10 bits ADC, up to 60 MHz
logo
NXP Semiconductors
ADC1006S055 NXP-ADC1006S055 Datasheet
393Kb / 31P
   Single 10 bits ADC, up to 55 MHz or 70 MHz
Rev. 02-12 August 2008
logo
Integrated Device Techn...
ADC1006S055 IDT-ADC1006S055 Datasheet
817Kb / 30P
   Single 10 bits ADC, up to 55 MHz or 70 MHz
logo
Renesas Technology Corp
ADC1006S055 RENESAS-ADC1006S055 Datasheet
820Kb / 30P
   Single 10 bits ADC, up to 55 MHz or 70 MHz
2 July 2012
logo
NXP Semiconductors
ADC1004S030 NXP-ADC1004S030 Datasheet
140Kb / 19P
   Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz
Rev. 03-7 August 2008
logo
Integrated Device Techn...
ADC1004S030 IDT-ADC1004S030 Datasheet
473Kb / 18P
   Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com