数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SM320C50HFGM50 数据表(PDF) 9 Page - Texas Instruments

部件名 SM320C50HFGM50
功能描述  DIGITAL SIGNAL PROCESSOR
Download  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

SM320C50HFGM50 数据表(HTML) 9 Page - Texas Instruments

Back Button SM320C50HFGM50 Datasheet HTML 5Page - Texas Instruments SM320C50HFGM50 Datasheet HTML 6Page - Texas Instruments SM320C50HFGM50 Datasheet HTML 7Page - Texas Instruments SM320C50HFGM50 Datasheet HTML 8Page - Texas Instruments SM320C50HFGM50 Datasheet HTML 9Page - Texas Instruments SM320C50HFGM50 Datasheet HTML 10Page - Texas Instruments SM320C50HFGM50 Datasheet HTML 11Page - Texas Instruments SM320C50HFGM50 Datasheet HTML 12Page - Texas Instruments SM320C50HFGM50 Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 37 page
background image
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020B -- JUNE 1996 -- REVISED SEPTEMBER 2001
9
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251--1443
Terminal Functions (Continued)
TERMINAL
DESCRIPTION
NAME
TYPE
DESCRIPTION
SERIALPORTSIGNALS
CLKR
TCLKR
I
Receive clock. External clock signal for clocking data from DR (data receive) or TDR (TDM data receive) into the
RSR (serial port receive shift register). Must be present during serial port transfers. If the serial port is not being used,
these signals can be sampled as an input via the IN0 bit of the serial port control (SPC) or TDR serial port control
(TSPC) registers.
CLKX
TCLKX
I/O/Z
Transmit clock. Clock signal for clocking data from the DR or TDR to the DX (data transmit) or TDX (TDM data
transmit pins). CLKX can be an input if the MCM bit in the serial port control register is set to 0. It can also be driven
by the device at 1/4 the CLKOUT1 frequency when the MCM bit is set to 1. If the serial port is not being used, this
pin can be sampled as an input via the IN1 bit of the SPC or TSPC register. This signal goes into the high-impedance
state when OFF is active (low).
DR
TDR
I
Serial data receive. Serial data is received in the RSR (serial port receive shift register) via DR or TDR.
DX
TDX
O/Z
Serial port transmit. Serial data transmitted from XSR (serial port transmit shift register) via DX or TDX. This signal
is in the high-impedance state when not transmitting and when OFF is active (low).
FSR
TFSR/TADD
I
I/O/Z
Frame synchronization pulse for receive. The falling edge of FSR or TFSR initiates the data receive process, which
begins the clocking of the RSR. TFSR becomes an input/output (TADD) pin when the serial port is operating in the
TDM mode (TDM bit = 1). In TDM mode, this pin is used to input/output the address of the port. This signal goes
into the high-impedance state when OFF is active (low).
FSX
TFSX/TFRM
I/O/Z
Frame synchronization pulse for transmit. The falling edge of FSX/TFSX initiates the data transmit process, which
begins the clocking of the XSR. Following reset, the default operating condition of FSX/TFSX is an input. This pin
may be selected by software to be an output when the TXM bit in the serial control register is set to 1. This signal
goes to the high-impedance state when OFF is active (low). When operating in TDM mode (TDM bit = 1), TFSX
becomes TFRM, the TDM frame-synchronization pulse.
TEST SIGNALS
TCK
I
Boundary scan test clock. This is normally a free-running clock with a 50% duty cycle. The changes of TAP (test
access port) input signals (TMS and TDI) are clocked into the TAP controller, instruction register, or selected test
data register on the rising edge of TCK. Changes at the TAP output signal (TDO) occur on the falling edge of TCK.
TDI
I
Boundary scan test data input. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK.
TDO
O/Z
Boundary scan test data output. The contents of the selected register (instruction or data) is shifted out of TDO on
the falling edge of TCK. TDO is in the high-impedance state except when scanning of data is in progress. This signal
also goes to the high-impedance state when OFF is active (low).
TMS
I
Boundary scan test mode select. This serial control input is clocked into the test access port (TAP) controller on the
rising edge of TCK.
TRST
I
Boundary scan test reset. Asserting this signal gives the JTAG scan system control of the operations of the device.
If this signal is not connected or is driven low, the device operates in its functional mode and the boundary scan
signals are ignored.
EMU0
I/O/Z
Emulator 0. When TRST is driven low, EMU0 must be high for activation of the OFF condition (see EMU1/OFF).
When TRST is driven high, EMU0 is used as an interrupt to or from the emulator system and is defined as input/output
put via boundary scan.
EMU1/OFF
I/O/Z
Emulator 1/OFF. When TRST is driven high, EMU1/OFF is used as an interrupt to or from the emulator system and
is defined as input/output via boundary scan. When TRST is driven low, EMU1/OFF is configured as OFF. When
the OFF signal is active (low), all output drivers are in the high-impedance state. OFF is used exclusively for testing
and emulation purposes (not for multiprocessing applications). For the OFF condition, the following conditions apply:
• TRST = Low
• EMU0 = High
• EMU1/OFF = Low
RESERVED
N/C
Reserved. This pin must be left unconnected.
I = Input, O = Output, Z = High-Impedance
Quad flat pack only


类似零件编号 - SM320C50HFGM50

制造商部件名数据表功能描述
logo
Texas Instruments
SM320C50-EP TI1-SM320C50-EP Datasheet
442Kb / 29P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
SM320C50PQI80EP TI1-SM320C50PQI80EP Datasheet
442Kb / 29P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
SM320C50PQM66EP TI1-SM320C50PQM66EP Datasheet
442Kb / 29P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
More results

类似说明 - SM320C50HFGM50

制造商部件名数据表功能描述
logo
Texas Instruments
SMJ320C30 TI-SMJ320C30 Datasheet
726Kb / 47P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
TMS320C32 TI-TMS320C32 Datasheet
645Kb / 44P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
TMS320VC33 TI-TMS320VC33 Datasheet
654Kb / 57P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
TMS320C30 TI1-TMS320C30_16 Datasheet
753Kb / 53P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
SM320C26B TI1-SM320C26B Datasheet
448Kb / 42P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
logo
Samsung semiconductor
S5L9286F02 SAMSUNG-S5L9286F02 Datasheet
598Kb / 35P
   DIGITAL SIGNAL PROCESSOR
logo
Texas Instruments
TMS320P25 TI-TMS320P25 Datasheet
763Kb / 48P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
TMS320F206 TI-TMS320F206_06 Datasheet
832Kb / 58P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
TMS320F206 TI-TMS320F206_07 Datasheet
826Kb / 58P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
SM320F2812-HT TI-SM320F2812-HT Datasheet
1Mb / 155P
[Old version datasheet]   Digital Signal Processor
SM320C32-EP TI1-SM320C32-EP Datasheet
621Kb / 44P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com