数据搜索系统,热门电子元器件搜索 |
|
MCM69P819ZP4R 数据表(PDF) 10 Page - Motorola, Inc |
|
MCM69P819ZP4R 数据表(HTML) 10 Page - Motorola, Inc |
10 / 20 page MCM69P819 10 MOTOROLA FAST SRAM AC OPERATING CONDITIONS AND CHARACTERISTICS (VDD = 3.3 V + 10%, – 5%, TA = 0 to 70°C, Unless Otherwise Noted) Input Timing Measurement Reference Level 1.25 V . . . . . . . . . . . . . . Input Pulse Levels 0 to 2.5 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Input Rise/Fall Time 1.0 V/ns (20 to 80%) . . . . . . . . . . . . . . . . . . . . . . Output Timing Reference Level 1.25 V . . . . . . . . . . . . . . . . . . . . . . . . . Output Load See Figure 2 Unless Otherwise Noted . . . . . . . . . . . . . . READ/WRITE CYCLE TIMING (See Notes 1 and 2) P Sb l MCM69P819–3.5 166 MHz MCM69P819–3.8 150 MHz MCM69P819–4 133 MHz Ui N Parameter Symbol Min Max Min Max Min Max Unit Notes Cycle Time tKHKH 6 — 6.7 — 7.5 — ns Clock High Pulse Width tKHKL 2.4 — 2.6 — 3 — ns 3 Clock Low Pulse Width tKLKH 2.4 — 2.6 — 3 — ns 3 Clock Access Time tKHQV — 3.5 — 3.8 — 4 ns Output Enable to Output Valid tGLQV — 3.5 — 3.5 — 3.8 ns Clock High to Output Active tKHQX1 0 — 0 — 0 — ns 4, 5 Clock High to Output Change tKHQX2 1.5 — 1.5 — 1.5 — ns 4 Output Enable to Output Active tGLQX 0 — 0 — 0 — ns 4, 5 Output Disable to Q High–Z tGHQZ — 3.5 — 3.5 — 3.8 ns 4, 5 Clock High to Q High–Z tKHQZ 1.5 6 1.5 6.7 1.5 7.5 ns 4, 5 Setup Times: Address ADSP, ADSC, ADV Data In Write Chip Enable tADKH tADSKH tDVKH tWVKH tEVKH 1.5 — 1.5 — 1.5 — ns Hold Times: Address ADSP, ADSC, ADV Data In Write Chip Enable tKHAX tKHADSX tKHDX tKHWX tKHEX 0.5 — 0.5 — 0.5 — ns NOTES: 1. Write is defined as either any SBx and SW low or SGW is low. Chip Enable is defined as SE1 low, SE2 high, and SE3 low whenever ADSP or ADSC is asserted. 2. All read and write cycle timings are referenced from K or G. 3. In order to reduce test correlation issues and to reduce the effects of application specific input edge rate variations on correlation between data sheet parameters and actual system performance, FSRAM AC parametric specifications are always specified at VDDQ/2. In some design exercises, it is desirable to evaluate timing using other reference levels. Since the maximum test input edge rate is known and is given in the AC Test Conditions section of the data sheet as 1 V/ns, one can easily interpolate timing values to other reference levels. 4. This parameter is sampled and not 100% tested. 5. Measured at ± 200 mV from steady state. OUTPUT Z0 = 50 Ω RL = 50 Ω 1.25 V Figure 2. AC Test Load |
类似零件编号 - MCM69P819ZP4R |
|
类似说明 - MCM69P819ZP4R |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |