 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
DAC1220E 数据表(PDF) 11 Page - Texas Instruments |
|
|
||||||||||||||||||||||||||||||
DAC1220E 数据表(HTML) 11 Page - Texas Instruments |
|
|
11 / 26 page  t 16 t 18 t 19 t 17 t 17 SCLK Reset On Falling Edge DAC1220 www.ti.com...................................................................................................................................... SBAS082G – FEBRUARY 1998 – REVISED SEPTEMBER 2009 The chip-select pin CS is active low. When CS is SCLK Reset Pattern high, activity on SCLK is ignored. There are certain The DAC1220 does not have a dedicated reset pin. timing limits and delays which apply to the Instead, it contains a circuit which waits for a special manipulation of CS, as shown in Figure 10. These pattern to appear on SCLK, and triggers the internal must be observed, or the DAC1220 may malfunction. hardware reset line when it detects the special If CS is not used, it should be tied low. When CS is pattern. tied low, different timing limits and delays must be This pattern, called the SCLK reset pattern, is shown observed, as shown in Figure 9. If these are violated, in Figure 12, with timing information given in Table 5. the DAC1220 may malfunction. The pattern is very different from the usual clocking The serial interface is byte-oriented. All data is patterns which appear on SCLK, and is unlikely to be transferred in groups of eight bits. detected by accident during normal operation. The SCLK reset pattern can only be triggered when I/O Recovery CS is low. When CS is high, the SCLK line is ignored, and the SCLK reset pattern is not detected. The DAC1220 has a timeout on the serial interface. If fCLK is 2.5MHz, the timeout is approximately 100ms. At 2.5MHz, if a command is interrupted, and no activity occurs on the SCLK or CS lines for 100ms, the DAC1220 will cancel the command. If the command was a write command, no registers are affected. The timeout period scales with the frequency of fCLK. Figure 12. Resetting the DAC1220 Table 5. Reset Timing Characteristics SYMBOL DESCRIPTION MIN NOM MAX UNITS t16 First high period 512 × tXIN 800 × tXIN ns t17 Low period 10 × tXIN ns t18 Second high period 1024 × tXIN 1800 × tXIN ns t19 Third high period 2048 × tXIN 2400 × tXIN ns Copyright © 1998–2009, Texas Instruments Incorporated Submit Documentation Feedback 11 Product Folder Link(s): DAC1220 |
类似零件编号 - DAC1220E |
|
类似说明 - DAC1220E |
|
|
|
链接网址 |
| 隐私政策 |
| ALLDATASHEETCN.COM |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
