数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCM69L736AZP10.5 数据表(PDF) 1 Page - Motorola, Inc

部件名 MCM69L736AZP10.5
功能描述  4M Late Write HSTL
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MOTOROLA [Motorola, Inc]
网页  http://www.freescale.com
标志 MOTOROLA - Motorola, Inc

MCM69L736AZP10.5 数据表(HTML) 1 Page - Motorola, Inc

  MCM69L736AZP10.5 Datasheet HTML 1Page - Motorola, Inc MCM69L736AZP10.5 Datasheet HTML 2Page - Motorola, Inc MCM69L736AZP10.5 Datasheet HTML 3Page - Motorola, Inc MCM69L736AZP10.5 Datasheet HTML 4Page - Motorola, Inc MCM69L736AZP10.5 Datasheet HTML 5Page - Motorola, Inc MCM69L736AZP10.5 Datasheet HTML 6Page - Motorola, Inc MCM69L736AZP10.5 Datasheet HTML 7Page - Motorola, Inc MCM69L736AZP10.5 Datasheet HTML 8Page - Motorola, Inc MCM69L736AZP10.5 Datasheet HTML 9Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 20 page
background image
MCM69L736A
•MCM69L818A
1
MOTOROLA FAST SRAM
Advance Information
4M Late Write HSTL
The MCM69L736A/818A is a 4M synchronous late write fast static RAM
designed to provide high performance in secondary cache and ATM switch,
Telecom, and other high speed memory applications. The MCM69L818A
(organized as 256K words by 18 bits) and the MCM69L736A (organized as 128K
words by 36 bits) are fabricated in Motorola’s high performance silicon gate
BiCMOS technology.
The differential clock (CK) inputs control the timing of read/write operations of
the RAM. At the rising edge of CK, all addresses, write enables, and synchronous
selects are registered. An internal buffer and special logic enable the memory to
accept write data on the rising edge of CK a cycle after address and control
signals. Read data is available at the falling edge of CK.
The RAM uses HSTL inputs and outputs. The adjustable input trip–point (Vref)
and output voltage (VDDQ) gives the system designer greater flexibility in
optimizing system performance.
The synchronous write and byte enables allow writing to individual bytes or the
entire word.
The impedance of the output buffers is programmable, allowing the outputs to
match the impedance of the circuit traces which reduces signal reflections.
• Byte Write Control
• Single 3.3 V +10%, – 5% Operation
• HSTL — I/O (JEDEC Standard JESD8–6 Class I)
• HSTL — User Selectable Input Trip–Point
• HSTL — Compatible Programmable Impedance Output Drivers
• Register to Latch Synchronous Operation
• Asynchronous Output Enable
• Boundary Scan (JTAG) IEEE 1149.1 Compatible
• Differential Clock Inputs
• Optional x18 or x36 Organization
• MCM69L736A/818A–7.5 = 7.5 ns
MCM69L736A/818A–8.5 = 8.5 ns
MCM69L736A/818A–9.5 = 9.5 ns
MCM69L736A/818A–10.5 = 10.5 ns
• 119 Bump, 50 mil (1.27 mm) Pitch, 14 mm x 22 mm Plastic Ball Grid Array
(PBGA) Package
This document contains information on a new product. Specifications and information herein are subject to change without notice.
Order this document
by MCM69L736A/D
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
MCM69L736A
MCM69L818A
ZP PACKAGE
PBGA
CASE 999–01
4/3/97
© Motorola, Inc. 1997


类似零件编号 - MCM69L736AZP10.5

制造商部件名数据表功能描述
logo
Motorola, Inc
MCM69L735 MOTOROLA-MCM69L735 Datasheet
182Kb / 16P
   128K x 36 Bit Data Latch BurstRAM Synchronous Fast Static RAM
MCM69L735ZP6 MOTOROLA-MCM69L735ZP6 Datasheet
182Kb / 16P
   128K x 36 Bit Data Latch BurstRAM Synchronous Fast Static RAM
MCM69L735ZP6.5 MOTOROLA-MCM69L735ZP6.5 Datasheet
182Kb / 16P
   128K x 36 Bit Data Latch BurstRAM Synchronous Fast Static RAM
MCM69L735ZP6.5R MOTOROLA-MCM69L735ZP6.5R Datasheet
182Kb / 16P
   128K x 36 Bit Data Latch BurstRAM Synchronous Fast Static RAM
MCM69L735ZP6R MOTOROLA-MCM69L735ZP6R Datasheet
182Kb / 16P
   128K x 36 Bit Data Latch BurstRAM Synchronous Fast Static RAM
More results

类似说明 - MCM69L736AZP10.5

制造商部件名数据表功能描述
logo
Motorola, Inc
MCM69R736A MOTOROLA-MCM69R736A Datasheet
224Kb / 20P
   4M Late Write HSTL
MCM69R736C MOTOROLA-MCM69R736C Datasheet
520Kb / 20P
   4M Late Write HSTL
MCM63R836A MOTOROLA-MCM63R836A Datasheet
385Kb / 21P
   8M Late Write HSTL
MCM69L737A MOTOROLA-MCM69L737A Datasheet
211Kb / 20P
   4M Late Write LVTTL
MCM69R737A MOTOROLA-MCM69R737A Datasheet
212Kb / 20P
   4M Late Write LVTTL
MCM69R738C MOTOROLA-MCM69R738C Datasheet
511Kb / 20P
   4M Late Write 2.5 V I/O
MCM69L738A MOTOROLA-MCM69L738A Datasheet
212Kb / 20P
   4M Late Write 2.5 V I/O
MCM69R738A MOTOROLA-MCM69R738A Datasheet
213Kb / 20P
   4M Late Write 2.5 V I/O
logo
GSI Technology
GS8171DW36AC GSI-GS8171DW36AC Datasheet
1,007Kb / 33P
   18Mb 誇1x1Dp HSTL I/O Double Late Write SigmaRAM
logo
NEC
UPD4443362 NEC-UPD4443362 Datasheet
113Kb / 16P
   4M-BIT CMOS SYNCHRONOUS FAST STATIC RAM 128K-WORD BY 36-BIT HSTL INTERFACE / REGISTER-REGISTER / LATE WRITE
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com