数据搜索系统,热门电子元器件搜索 |
|
MCM69F819ZP7.5 数据表(PDF) 1 Page - Motorola, Inc |
|
MCM69F819ZP7.5 数据表(HTML) 1 Page - Motorola, Inc |
1 / 20 page MCM69F819 1 MOTOROLA FAST SRAM 256K x 18 Bit Flow–Through BurstRAM Synchronous Fast Static RAM The MCM69F819 is a 4M bit synchronous fast static RAM designed to provide a burstable, high performance, secondary cache for the PowerPC ™ and other high performance microprocessors. It is organized as 256K words of 18 bits each. This device integrates input registers, a 2–bit address counter, and high speed SRAM onto a single monolithic circuit for reduced parts count in cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). Addresses (SA), data inputs (DQx), and all control signals except output enable (G) and linear burst order (LBO) are clock (K) controlled through positive– edge–triggered noninverting registers. Bursts can be initiated with either ADSP or ADSC input pins. Subsequent burst addresses can be generated internally by the MCM69F819 (burst sequence operates in linear or interleaved mode dependent upon the state of LBO) and controlled by the burst address advance (ADV) input pin. Write cycles are internally self–timed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex off–chip write pulse generation and provides increased timing flexibility for incoming signals. Synchronous byte write (SBx), synchronous global write (SGW), and synchro- nous write enable (SW) are provided to allow writes to either individual bytes or to all bytes. The two bytes are designated as “a” and “b”. SBa controls DQa and SBb controls DQb. Individual bytes are written if the selected byte writes SBx are asserted with SW. All bytes are written if either SGW is asserted or if all SBx and SW are asserted. For read cycles, a flow–through SRAM allows output data to simply flow freely from the memory array. The MCM69F819 operates from a 3.3 V core power supply and all outputs operate on a 2.5 V or 3.3 V power supply. All inputs and outputs are JEDEC stan- dard JESD8–5 compatible. • MCM69F819–7.5: 7.5 ns Access/ 8.5 ns Cycle (117 MHz) MCM69F819–8: 8 ns Access/10 ns Cycle (100 MHz) MCM69F819–8.5: 8.5 ns Access/11 ns Cycle 90 MHz) MCM69F819–11: 11 ns Access/20 ns Cycle (50 MHz) • 3.3 V + 10%, – 5% Core Power Supply, 2.5 V or 3.3 V I/O Supply • ADSP, ADSC, and ADV Burst Control Pins • Selectable Burst Sequencing Order (Linear/Interleaved) • Single–Cycle Deselect Timing • Internally Self–Timed Write Cycle • Byte Write and Global Write Control • PB1 Version 2.0 Compatible • JEDEC Standard 119–Pin PBGA and 100–Pin TQFP Packages The PowerPC name is a trademark of IBM Corp., used under license therefrom. Order this document by MCM69F819/D MOTOROLA SEMICONDUCTOR TECHNICAL DATA MCM69F819 ZP PACKAGE PBGA CASE 999–02 TQ PACKAGE TQFP CASE 983A–01 REV 7 1/22/98 © Motorola, Inc. 1998 |
类似零件编号 - MCM69F819ZP7.5 |
|
类似说明 - MCM69F819ZP7.5 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |