数据搜索系统,热门电子元器件搜索 |
|
MCM6929AWJ8 数据表(PDF) 7 Page - Motorola, Inc |
|
MCM6929AWJ8 数据表(HTML) 7 Page - Motorola, Inc |
7 / 8 page MCM6929A 7 MOTOROLA FAST SRAM WRITE CYCLE 2 (E Controlled, See Notes 1 and 2) 6929A–8 6929A–10 6929A–12 6929A–15 Parameter Symbol Min Max Min Max Min Max Min Max Unit Notes Write Cycle Time tAVAV 8 — 10 — 12 — 15 — ns 3 Address Setup Time tAVEL 0 — 0 — 0 — 0 — ns Address Valid to End of Write tAVEH 7 — 8 — 9 — 10 — ns Enable to End of Write tELEH, tELWH 7 — 8 — 9 — 10 — ns 4,5 Data Valid to End of Write tDVEH 4 — 5 — 6 — 7 — ns Data Hold Time tEHDX 0 — 0 — 0 — 0 — ns Write Recovery Time tEHAX 0 — 0 — 0 — 0 — ns NOTES: 1. A write occurs during the overlap of E low and W low. 2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles. 3. All write cycle timings are referenced from the last valid address to the first transitioning address. 4. If E goes low coincident with or after W goes low, the output will remain in a high impedance condition. 5. If E goes high coincident with or before W goes high, the output will remain in a high impedance condition. WRITE CYCLE 2 tEHDX tDVEH tEHAX tELWH tELEH tAVEL tAVEH DATA VALID tAVAV HIGH–Z A (ADDRESS) W (WRITE ENABLE) E (CHIP ENABLE) Q (DATA OUT) D (DATA IN) |
类似零件编号 - MCM6929AWJ8 |
|
类似说明 - MCM6929AWJ8 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |