数据搜索系统,热门电子元器件搜索 |
|
AMS811 数据表(PDF) 5 Page - Advanced Monolithic Systems Ltd |
|
AMS811 数据表(HTML) 5 Page - Advanced Monolithic Systems Ltd |
5 / 8 page Pin Description _______________ Detailed Description Reset Output A microprocessor’s (µP’s) reset input starts the µP in a known state. These µP supervisory circuits assert reset to prevent code execution errors during power-up, power-down, or brownout conditions. RESET is guaranteed to be a logic low for VCC > 1V. Once VCC exceeds the reset threshold, an internal timer keeps RESET low for the reset timeout period; after this interval, RESET goes high. If a brownout condition occurs (VCC dips below the reset threshold), RESET goes low. Any time VCC goes below the reset threshold, the internal timer resets to zero, and RESET goes low. The internal timer starts after VCC returns above the reset threshold, and RESET remains low for the reset timeout period. The manual reset input (MR) can also initiate a reset. See the Manual Reset Input section. The AMS812 has an active-high RESET output that is the inverse of the AMS811’s RESET output. Manual Reset Input Many µP-based products require manual reset capabil- ity, allowing the operator, a test technician, or external logic circuitry to initiate a reset. A logic low on MR asserts reset. Reset remains asserted while MR is low, and for the Reset Active Timeout Period (tRP) after MR returns high. This input has an internal 20k Ω pull-up resistor, so it can be left open if it is not used. MR can be driven with TTL or CMOS-logic levels, or with open- drain/collector outputs. Connect a normally open momentary switch from MR to GND to create a manual- reset function; external debounce circuitry is not required. If MR is driven from long cables or if the device is used in a noisy environment, connecting a 0.1µF capacitor from MR to ground provides additional noise immunity. Reset Threshold Accuracy The AMS811/AMS812 are ideal for systems using a 5V ±5% or 3V ±5% power supply with ICs specified for 5V ±10% or 3V ±10%, respectively. They are designed to meet worst-case specifications over temperature. The reset is guaranteed to assert after the power supply falls out of regulation, but before power drops below the minimum specified operating voltage range for the system ICs. The thresholds are pre-trimmed and exhibit tight distribution, reducing the range over which an undesirable reset may occur. Manual Reset Input. A logic low on MR asserts reset. Reset remains asserted as long as MR is low and for 180ms after MR returns high. This active-low input has an internal 20k Ω pull-up resistor. It can be driven from a TTL or CMOS-logic line, or shorted to ground with a switch. Leave open if unused. 3 3 +5V, +3.3V, or +3V Supply Voltage 4 4 Active-High Reset Output. RESET remains high while VCC is below the reset threshold or while MR is held low. RESET remains high for Reset Active Timeout Period (tRP) after the reset condi- tions are terminated. 2 — Active-Low Reset Output. RESET remains low while VCC is below the reset threshold or while MR is held low. RESET remains low for the Reset Active Timeout Period (tRP) after the reset conditions are terminated. — 2 Ground 1 1 FUNCTION PIN MR VCC RESET RESET GND NAME AMS811 AMS812 AMS811/812 5 Advanced Monolithic Systems http://www.ams-semitech.com |
类似零件编号 - AMS811 |
|
类似说明 - AMS811 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |