数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADP7102ACPZ-2.5-R7 数据表(PDF) 6 Page - Analog Devices

部件名 ADP7102ACPZ-2.5-R7
功能描述  20 V, 300 mA, Low Noise, CMOS LDO
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP7102ACPZ-2.5-R7 数据表(HTML) 6 Page - Analog Devices

Back Button ADP7102ACPZ-2.5-R7 Datasheet HTML 2Page - Analog Devices ADP7102ACPZ-2.5-R7 Datasheet HTML 3Page - Analog Devices ADP7102ACPZ-2.5-R7 Datasheet HTML 4Page - Analog Devices ADP7102ACPZ-2.5-R7 Datasheet HTML 5Page - Analog Devices ADP7102ACPZ-2.5-R7 Datasheet HTML 6Page - Analog Devices ADP7102ACPZ-2.5-R7 Datasheet HTML 7Page - Analog Devices ADP7102ACPZ-2.5-R7 Datasheet HTML 8Page - Analog Devices ADP7102ACPZ-2.5-R7 Datasheet HTML 9Page - Analog Devices ADP7102ACPZ-2.5-R7 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 28 page
background image
ADP7102
Data Sheet
Rev. A | Page 6 of 28
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
NOTES
1. NC = NO CONNECT. DO NOT CONNECT TO
THIS PIN.
2. IT IS HIGHLY RECOMMENDED THAT THE
EXPOSED PAD ON THE BOTTOM OF THE
PACKAGE BE CONNECTED TO THE GROUND
PLANE ON THE BOARD.
3
GND
4
NC
1
VOUT
2
SENSE/ADJ
6 GND
5 EN/UVLO
8 VIN
7 PG
ADP7102
TOP VIEW
(Not to Scale)
Figure 3. LFCSP Package
NOTES
1. NC = NO CONNECT. DO NOT CONNECT TO
THIS PIN.
2. IT IS HIGHLY RECOMMENDED THAT THE
EXPOSED PAD ON THE BOTTOM OF THE
PACKAGE BE CONNECTED TO THE GROUND
PLANE ON THE BOARD.
VOUT
1
SENSE/ADJ
2
GND
3
NC
4
VIN
8
PG
7
GND
6
EN/UVLO
5
ADP7102
TOP VIEW
(Not to Scale)
Figure 4. Narrow Body SOIC Package
Table 5. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
VOUT
Regulated Output Voltage. Bypass VOUT to GND with a 1 µF or greater capacitor.
2
SENSE/ADJ
Sense (SENSE). Measures the actual output voltage at the load and feeds it to the error amplifier.
Connect SENSE as close as possible to the load to minimize the effect of IR drop between the
regulator output and the load. This function applies to fixed voltages only.
Adjust Input (ADJ). An external resistor divider sets the output voltage. This function applies to
adjustable voltages only.
3
GND
Ground.
4
NC
Do Not Connect to this Pin.
5
EN/UVLO
Enable Input (EN). Drive EN high to turn on the regulator; drive EN low to turn off the regulator.
For automatic startup, connect EN to VIN.
Programmable Undervoltage Lockout (UVLO). When the programmable UVLO function is used,
the upper and lower thresholds are determined by the programming resistors.
6
GND
Ground.
7
PG
Power Good. This open-drain output requires an external pull-up resistor to VIN or VOUT. If the
part is in shutdown, current limit, thermal shutdown, or falls below 90% of the nominal output
voltage, PG immediately transitions low. If the power good function is not used, the pin may be
left open or connected to ground.
8
VIN
Regulator Input Supply. Bypass VIN to GND with a 1 µF or greater capacitor.
EPAD
Exposed Pad. Exposed paddle on the bottom of the package. The EPAD enhances thermal
performance and is electrically connected to GND inside the package. It is highly recommended
that the EPAD be connected to the ground plane on the board.


类似零件编号 - ADP7102ACPZ-2.5-R7

制造商部件名数据表功能描述
logo
Analog Devices
ADP7104 AD-ADP7104 Datasheet
727Kb / 28P
   20 V, 500 mA, Low Noise, CMOS LDO
REV. B
ADP7104 AD-ADP7104 Datasheet
2Mb / 32P
   EVAL-AD7903SDZ User Guide UG-609
REV. 0
ADP7104ACPZ-1.5-R7 AD-ADP7104ACPZ-1.5-R7 Datasheet
727Kb / 28P
   20 V, 500 mA, Low Noise, CMOS LDO
REV. B
ADP7104ACPZ-1.8-R7 AD-ADP7104ACPZ-1.8-R7 Datasheet
727Kb / 28P
   20 V, 500 mA, Low Noise, CMOS LDO
REV. B
ADP7104ACPZ-2.5-R7 AD-ADP7104ACPZ-2.5-R7 Datasheet
727Kb / 28P
   20 V, 500 mA, Low Noise, CMOS LDO
REV. B
More results

类似说明 - ADP7102ACPZ-2.5-R7

制造商部件名数据表功能描述
logo
Analog Devices
ADP7104 AD-ADP7104 Datasheet
727Kb / 28P
   20 V, 500 mA, Low Noise, CMOS LDO
REV. B
ADP7118 AD-ADP7118 Datasheet
915Kb / 24P
   20 V, 200 mA, Low Noise, CMOS LDO Linear Regulator
ADP7112 AD-ADP7112 Datasheet
584Kb / 21P
   20 V, 200 mA, Low Noise, CMOS LDO Linear Regulator
Rev. D
logo
Texas Instruments
LP5910_017 TI1-LP5910_017 Datasheet
1Mb / 34P
[Old version datasheet]   300-mA Low-Noise, Low-IQ LDO
LP5910 TI1-LP5910_17 Datasheet
1Mb / 29P
[Old version datasheet]   300-mA Low-Noise, Low-IQ LDO
LP5910 TI1-LP5910_V01 Datasheet
1Mb / 35P
[Old version datasheet]   LP5910 300-mA Low-Noise, Low-IQ LDO
LP5910 TI1-LP5910_V02 Datasheet
1Mb / 35P
[Old version datasheet]   LP5910 300-mA Low-Noise, Low-IQ LDO
LP5910 TI-LP5910_V03 Datasheet
2Mb / 31P
[Old version datasheet]   LP5910 300-mA Low-Noise, Low-IQ LDO
logo
ON Semiconductor
CAT6218 ONSEMI-CAT6218 Datasheet
166Kb / 9P
   300 mA CMOS LDO Regulator
December, 2009 ??Rev. 4
CAT6218 ONSEMI-CAT6218_11 Datasheet
158Kb / 9P
   300 mA CMOS LDO Regulator
January, 2011 ??Rev. 5
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com