数据搜索系统,热门电子元器件搜索 |
|
AM1808BZCE3 数据表(PDF) 2 Page - Texas Instruments |
|
AM1808BZCE3 数据表(HTML) 2 Page - Texas Instruments |
2 / 265 page AM1808 SPRS653B – FEBRUARY 2010 – REVISED APRIL 2011 www.ti.com • USB 1.1 OHCI (Host) With Integrated PHY – Supports Multiple Interfaces with START, (USB1) ENABLE and WAIT Controls • USB 2.0 OTG Port With Integrated PHY (USB0) • Serial ATA (SATA) Controller: – USB 2.0 High-/Full-Speed Client – Supports SATA I (1.5 Gbps) and SATA II (3.0 Gbps) – USB 2.0 High-/Full-/Low-Speed Host – Supports all SATA Power Management – End Point 0 (Control) Features – End Points 1,2,3,4 (Control, Bulk, Interrupt or – Hardware-Assisted Native Command ISOC) Rx and Tx Queueing (NCQ) for up to 32 Entries • One Multichannel Audio Serial Port: – Supports Port Multiplier and – Transmit/Receive Clocks Command-Based Switching – Two Clock Zones and 16 Serial Data Pins • Real-Time Clock With 32 KHz Oscillator and – Supports TDM, I2S, and Similar Formats Separate Power Rail – DIT-Capable • Three 64-Bit General-Purpose Timers (Each – FIFO buffers for Transmit and Receive configurable as Two 32-Bit Timers) • Two Multichannel Buffered Serial Ports: • One 64-bit General-Purpose/Watchdog Timer – Transmit/Receive Clocks (Configurable as Two 32-bit General-Purpose – Supports TDM, I2S, and Similar Formats Timers) – AC97 Audio Codec Interface • Two Enhanced Pulse Width Modulators (eHRPWM): – Telecom Interfaces (ST-Bus, H100) – Dedicated 16-Bit Time-Base Counter With – 128-channel TDM Period And Frequency Control – FIFO buffers for Transmit and Receive – 6 Single Edge, 6 Dual Edge Symmetric or 3 • 10/100 Mb/s Ethernet MAC (EMAC): Dual Edge Asymmetric Outputs – IEEE 802.3 Compliant – Dead-Band Generation – MII Media Independent Interface – PWM Chopping by High-Frequency Carrier – RMII Reduced Media Independent Interface – Trip Zone Input – Management Data I/O (MDIO) Module • Three 32-Bit Enhanced Capture Modules • Video Port Interface (VPIF): (eCAP): – Two 8-bit SD (BT.656), Single 16-bit or Single – Configurable as 3 Capture Inputs or 3 Raw (8-/10-/12-bit) Video Capture Channels Auxiliary Pulse Width Modulator (APWM) – Two 8-bit SD (BT.656), Single 16-bit Video outputs Display Channels – Single Shot Capture of up to Four Event • Universal Parallel Port (uPP): Time-Stamps – High-Speed Parallel Interface to FPGAs and • 361-Ball Pb-Free Plastic Ball Grid Array (PBGA) Data Converters [ZCE Suffix], 0.65-mm Ball Pitch – Data Width on Each of Two Channels is 8- to • 361-Ball Pb-Free Plastic Ball Grid Array (PBGA) 16-bit Inclusive [ZWT Suffix], 0.80-mm Ball Pitch – Single Data Rate or Dual Data Rate Transfers • Commercial or Extended Temperature 2 AM1808 ARM Microprocessor Copyright © 2010–2011, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): AM1808 |
类似零件编号 - AM1808BZCE3 |
|
类似说明 - AM1808BZCE3 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |