数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

MAX16071 Datasheet(数据表) 28 Page - Maxim Integrated Products

部件型号  MAX16071
说明  12-Channel/8-Channel, Flash-Configurable System Monitors with Nonvolatile Fault Registers
下载  52 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  MAXIM [Maxim Integrated Products]
网页  http://www.maxim-ic.com
标志 

MAX16071 Datasheet(HTML) 28 Page - Maxim Integrated Products

Zoom Inzoom in Zoom Outzoom out
 28 page
background image
12-Channel/8-Channel, Flash-Configurable System
Managers with Nonvolatile Fault Registers
28 _____________________________________________________________________________________
Table 17. Watchdog Configuration
The normal watchdog timeout period, tWDI, begins after
the first transition on WDI before the conclusion of the
long startup watchdog period, tWDI_STARTUP (Figure 5).
During the normal operating mode, WDO asserts if the
F
P does not toggle WDI with a valid transition (high-to-
low or low-to-high) within the standard timeout period,
tWDI. WDO remains asserted until WDI is toggled or
RESET is asserted (Figure 6).
While EN is low, the watchdog timer is in reset. The
watchdog timer does not begin counting until RESET is
deasserted. The watchdog timer is reset and WDO deas-
serts any time RESET is asserted (Figure 7). The watch-
dog timer will be held in reset while RESET is asserted.
The watchdog can be configured to control the RESET
output as well as the WDO output. RESET asserts for
the reset timeout, tRP, when the watchdog timer expires
and the Watchdog Reset Output Enable bit (r76h[7]) is
set to ‘1.’ When RESET is asserted, the watchdog timer
is cleared and WDO is deasserted, therefore, WDO
pulses low for a short time (approximately 1Fs) when
the watchdog timer expires. RESET is not affected by
the watchdog timer when the Watchdog Reset Output
Enable bit (r76h[7]) is set to ‘0.’ If a RESET is asserted
by the watchdog timeout, the WDRESET bit is set to ‘1’. A
connected processor can check this bit to see the reset
was due to a watchdog timeout. See Table 17 for more
information on configuring watchdog functionality.
REGISTER
ADDRESS
FLASH
ADDRESS
BIT RANGE
DESCRIPTION
73h
273h
[4]
1 = Independent mode
0 = Dependent mode
76h
276h
[7]
1 = Watchdog affects RESET output
0 = Watchdog does not affect RESET output
[6:4]
Watchdog startup delay
000 = No initial timeout
001 = 30s
010 = 40s
011 = 80s
100 = 120s
101 = 160s
110 = 220s
111 = 300s
[3:0]
Watchdog timeout
0000 = Watchdog disabled
0001 = 1ms
0010 = 2ms
0011 = 4ms
0100 = 8ms
0101 = 14ms
0110 = 27ms
0111 = 50ms
1000 = 100ms
1001 = 200ms
1010 = 400ms
1011 = 750ms
1100 = 1.4s
1101 = 2.7s
1110 = 5s
1111 = 10s




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52 


数据表 下载




链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl