数据搜索系统,热门电子元器件搜索 |
|
ADV7511W 数据表(PDF) 4 Page - Analog Devices |
|
ADV7511W 数据表(HTML) 4 Page - Analog Devices |
4 / 12 page ADV7511W Rev. 0 | Page 4 of 12 Parameter Test Conditions/ Comments Temp Test Level1 Min Typ Max Unit AUDIO AC TIMING SCLK Duty Cycle When N/2 Is an Even Number Full IV 40 50 60 % When N/2 Is an Odd Number Full IV 49 50 51 % I2S[3:0], SPDIF Setup Time (tASU) Full IV 2 ns I2S[3:0], SPDIF Hold Time (tAHLD) Full IV 2 ns LRCLK Setup Time (tASU) Full IV 2 ns LRCLK Hold Time (tAHLD) Full IV 2 ns CEC CEC_CLK Frequency Full VIII 3 124 100 MHz CEC_CLK Accuracy Full VIII −2 +2 % I2C INTERFACE SCL Clock Frequency Full 400 kHz SDA Setup Time (tDSU) Full 100 ns SDA Hold Time (tDHO) Full 100 ns Setup for Start (tSTASU) Full 0.6 μs Hold Time for Start (tSTAH) Full 0.6 μs Setup for Stop (tSTOSU) Full 0.6 μs 1 See the section. Explanation of Test Levels 2 This is measured at 0.9 V. The relationship between clock and data is programmable in 400 ps steps. 3 UI is the unit interval. 4 12 MHz crystal oscillator for default register settings. |
类似零件编号 - ADV7511W |
|
类似说明 - ADV7511W |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |