数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD6649BCPZ 数据表(PDF) 9 Page - Analog Devices

部件名 AD6649BCPZ
功能描述  IF Diversity Receiver IF sampling frequencies to 400 MHz
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD6649BCPZ 数据表(HTML) 9 Page - Analog Devices

Back Button AD6649BCPZ Datasheet HTML 5Page - Analog Devices AD6649BCPZ Datasheet HTML 6Page - Analog Devices AD6649BCPZ Datasheet HTML 7Page - Analog Devices AD6649BCPZ Datasheet HTML 8Page - Analog Devices AD6649BCPZ Datasheet HTML 9Page - Analog Devices AD6649BCPZ Datasheet HTML 10Page - Analog Devices AD6649BCPZ Datasheet HTML 11Page - Analog Devices AD6649BCPZ Datasheet HTML 12Page - Analog Devices AD6649BCPZ Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 40 page
background image
AD6649
Rev. 0 | Page 9 of 40
TIMING SPECIFICATIONS
Table 5.
Parameter
Conditions
Min
Typ
Max
Unit
SYNC TIMING REQUIREMENTS
tSSYNC
SYNC to the rising edge of CLK setup time
0.3
ns
tHSYNC
SYNC to the rising edge of CLK hold time
0.4
ns
SPI TIMING REQUIREMENTS
tDS
Setup time between the data and the rising edge of SCLK
2
ns
tDH
Hold time between the data and the rising edge of SCLK
2
ns
tCLK
Period of the SCLK
40
ns
tS
Setup time between CSB and SCLK
2
ns
tH
Hold time between CSB and SCLK
2
ns
tHIGH
Minimum period that SCLK should be in a logic high state
10
ns
tLOW
Minimum period that SCLK should be in a logic low state
10
ns
tEN_SDIO
Time required for the SDIO pin to switch from an input to an output
relative to the SCLK falling edge
10
ns
tDIS_SDIO
Time required for the SDIO pin to switch from an output to an input
relative to the SCLK rising edge
10
ns
Timing Diagrams
CLK+
CLK–
DCO+
DCO–
CHA3
CHB3
CHA4
CHB4
CHA5
D0+ TO D13+
D0– TO D13–
tCH
tCLK
tDCO
tPD
tSKEW
CHA1
CHB1
CHA0
CHB0
CHA2
CHB2
CHB5
CHA6
CHB6
Figure 2. Interleaved LVDS Mode Data Output Timing
tSSYNC
tHSYNC
SYNC
CLK+
Figure 3. SYNC Timing Inputs


类似零件编号 - AD6649BCPZ

制造商部件名数据表功能描述
logo
Analog Devices
AD6649BCPZ AD-AD6649BCPZ Datasheet
1Mb / 40P
   IF Diversity Receiver
AD6649BCPZ AD-AD6649BCPZ Datasheet
1Mb / 41P
   IF Diversity Receiver
AD6649BCPZRL7 AD-AD6649BCPZRL7 Datasheet
1Mb / 40P
   IF Diversity Receiver
AD6649BCPZRL7 AD-AD6649BCPZRL7 Datasheet
1Mb / 41P
   IF Diversity Receiver
More results

类似说明 - AD6649BCPZ

制造商部件名数据表功能描述
logo
Analog Devices
AD6655ABCPZ-80 AD-AD6655ABCPZ-80 Datasheet
2Mb / 88P
   IF Diversity Receiver
REV. A
AD6649 AD-AD6649_17 Datasheet
1Mb / 41P
   IF Diversity Receiver
AD6655 AD-AD6655_17 Datasheet
2Mb / 85P
   IF Diversity Receiver
AD6655 AD-AD6655 Datasheet
2Mb / 84P
   IF Diversity Receiver
REV. 0
AD6653 AD-AD6653 Datasheet
2Mb / 80P
   IF Diversity Receiver
REV. 0
AD6649 AD-AD6649_14 Datasheet
1Mb / 40P
   IF Diversity Receiver
AD6655 AD-AD6655_15 Datasheet
2Mb / 84P
   IF Diversity Receiver
REV. B
AD6679 AD-AD6679_17 Datasheet
1Mb / 82P
   135 MHz BW IF Diversity Receiver
AD6674 AD-AD6674_17 Datasheet
4Mb / 97P
   385 MHz BW IF Diversity Receiver
AD6674 AD-AD6674 Datasheet
2Mb / 91P
   385 MHz BW IF Diversity Receiver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com