数据搜索系统,热门电子元器件搜索 |
|
LC8901Q 数据表(PDF) 11 Page - Sanyo Semicon Device |
|
LC8901Q 数据表(HTML) 11 Page - Sanyo Semicon Device |
11 / 15 page Microprocessor Interface Output The table lists the content of the bits D0 to D15 in the microprocessor interface format. Interpretation of Bits D1 and D2 1. The #1 state is the state in which the data was cleared by a PLL lock error. 2. The initial settings of the modes immediately after the XMODE pin is switched from low to high are all low level. However, D1 and D2 will indicate the #1 state. 3. The microprocessor data output registers are all cleared to 0 when PLL locking is lost. However, D1 and D2 will indicate the #1 state. 4. The interval between two microprocessor data readout operations must be at least 6 ms. Also, when PLL locking is lost the microprocessor must wait at least 6 ms after the error signal goes low before accessing data. FS Code The SUB1 and SUB2 pins indicate the input data sampling frequency. The #1 state is the state in which the data was cleared by a PLL lock error. Lock and Errors 1. LOCK pin: This pin goes high when preamble detection has succeeded for 2 consecutive frames and thus indicates the PLL locked state. This pin is low at all other times. In particular, it is low when the XMODE pin is low, when the STOP pin is high, and in analog source mode. 2. ERROR pin: Goes high when an error exists in the input data or when the PLL circuit is in the unlocked state. When the data returns to normal it holds the high level for about 200 to 300 ms and then falls to low. This period is inversely proportional to the input data sampling frequency. This pin is high when the XMODE pin is low, when the STOP pin is high, and in analog source mode. 3. Data processing when errors occur: The table below lists the data processing that is performed when an error occurs. Note: The term “C bit data” means data that was decoded from the channel status bit. • When there is no data input to the data demodulation system, the system automatically switches from PLL operation to the crystal oscillator and enters analog source mode. • These pins indicate a state identical to a PLL lock error in any of the following cases: The STOP pin is high, the XMODE pin is low, or the system is in analog source mode. No. 4079-11/15 LC8901, 8901Q Bit Meaning D0 Invalid bit. A low level is always output. D1 Indicate the sampling frequency. D2 Correspond to the 2 external output port pins. D3 Indicates the copy flag. Low: copy protected, high: copying allowed. D4 Outputs the first bit in the channel status bits. D5 to D12 These bits serially output the 8 bits of the channel status category code. D13 D15 Invalid bit. A low level is always output. Sampling frequency 32 kHz 44.1 kHz 48 kHz #1 D1 H L L H D2 H L H L Sampling frequency 32 kHz 44.1 kHz 48 kHz #1 SUB1 H L L H SUB2 H L H L Error type Audio output data C bit output data Continuous parity errors for up to 8 cycles The previous data value is output Held Continuous parity errors for 9 or more cycles All zero data is output Held PLL lock error All zero data is output Data is cleared and the #1 state is indicated. |
类似零件编号 - LC8901Q |
|
类似说明 - LC8901Q |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |