数据搜索系统,热门电子元器件搜索 |
|
KMPC8568VTANJGA 数据表(PDF) 11 Page - Freescale Semiconductor, Inc |
|
KMPC8568VTANJGA 数据表(HTML) 11 Page - Freescale Semiconductor, Inc |
11 / 139 page MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1 Freescale Semiconductor 11 Electrical Characteristics 2.1.2 Recommended Operating Conditions Table 3 provides the recommended operating conditions for this device. Note that the values in Table 3 are the recommended and tested operating conditions. Proper device operation outside these conditions is not guaranteed. Input voltage DDR/DDR2 DRAM signals MVIN –0.3 to (GVDD + 0.3) V 2, 5 DDR/DDR2 DRAM reference MVREF –0.3 to (GVDD + 0.3) V 2, 5 Three-speed Ethernet signals LVIN TVIN –0.3 to (LVDD + 0.3) –0.3 to (TVDD + 0.3) V4, 5 Local bus signals BVIN –0.3 to (BVDD + 0.3) — DUART, SYSCLK, system control and power management, I2C, and JTAG signals OVIN –0.3 to (OVDD + 0.3) V 5 PCI OVIN –0.3 to (OVDD + 0.3) V 6 Storage temperature range TSTG –55 to 150 •C C— Notes: 1. Functional and tested operating conditions are given in Table 3. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device. 2. Caution: MVIN must not exceed GVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences. 3. Caution: OVIN must not exceed OVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences. 4. Caution: L/TVIN must not exceed L/TVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences. 5. (M,L,O)VIN and MVREF may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2. 6. OVIN on the PCI interface may overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in Figure 2. Table 3. Recommended Operating Conditions Characteristic Symbol Recommended Value Unit Notes Core supply voltage VDD 1.1 V ± 55 mV V — PLL supply voltage AVDD_PLAT, AVDD_CORE, AVDD_CE, AVDD_PCI, AVDD_LBIU, AVDD_SRDS 1.1 V ± 55 mV V — Core power supply for SerDes transceiver SCOREVDD 1.1 V ± 55 mV V — Pad power supply for SerDes transceiver XVDD 1.1 V ± 55 mV V — DDR and DDR2 DRAM I/O voltage GVDD 2.5 V ± 125 mV 1.8 V ± 90 mV V— Table 2. Absolute Maximum Ratings 1 (continued) Characteristic Symbol Max Value Unit Notes |
类似零件编号 - KMPC8568VTANJGA |
|
类似说明 - KMPC8568VTANJGA |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |