MC54-74HC259 datasheet(3/7 Pages) MOTOROLA

部件名	MC54-74HC259

功能描述	8-Bit Addressable Latch 1-of-8 Decoder

Download	7 Pages

Scroll/Zoom	100%

制造商	MOTOROLA [Motorola, Inc]

网页	http://www.freescale.com

标志

3 / 7 page

MC54/74HC259

High–Speed CMOS Logic Data

DL129 — Rev 6

3

MOTOROLA

AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6 ns)

Symbol

Parameter

VCC

V

Guaranteed Limit

Unit

Symbol

Parameter

VCC

V

– 55 to

25

_C

v 85_C

v 125_C

Unit

tPLH,

tPHL

Maximum Propagation Delay, Data to Output

(Figures 1 and 6)

2.0

4.5

6.0

185

37

31

230

46

39

280

56

48

ns

tPLH,

tPHL

Maximum Propagation Delay, Address Select to Output

(Figures 2 and 6)

2.0

4.5

6.0

215

43

37

270

54

46

325

65

55

ns

tPLH,

tPHL

Maximum Propagation Delay, Enable to Output

(Figures 3 and 6)

2.0

4.5

6.0

200

40

34

250

50

43

300

60

51

ns

tPHL

Maximum Propagation Delay, Reset to Output

(Figures 4 and 6)

2.0

4.5

6.0

155

31

26

195

39

33

235

47

40

ns

tTLH,

tTHL

Maximum Output Transition Time, Any Output

(Figures 1 and 6)

2.0

4.5

6.0

75

15

13

95

19

16

110

22

19

ns

Cin

Maximum Input Capacitance

—

10

pF

NOTES:

1. For propagation delays with loads other than 50 pF, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).

2. Information on typical parametric values can be found in Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).

CPD

Power Dissipation Capacitance (Per Package)*

Typical @ 25

°C, VCC = 5.0 V

pF

CPD

Power Dissipation Capacitance (Per Package)*

30

pF

* Used to determine the no–load dynamic power consumption: PD = CPD VCC2f + ICC VCC. For load considerations, see Chapter 2 of the

Motorola High–Speed CMOS Data Book (DL129/D).

TIMING REQUIREMENTS (Input tr = tf = 6 ns)

Symbol

Parameter

VCC

V

Guaranteed Limit

Unit

Symbol

Parameter

VCC

V

– 55 to

25

_C

v 85_C

v 125_C

Unit

tsu

Minimum Setup Time, Address or Data to Enable

(Figure 5)

2.0

4.5

6.0

100

20

17

125

25

21

150

30

26

ns

th

Minimum Hold Time, Enable to Address or Data

(Figure 5)

2.0

4.5

6.0

5

ns

tw

Minimum Pulse Width, Reset or Enable

(Figure 3 or 4)

2.0

4.5

6.0

80

16

14

100

20

17

120

24

20

ns

tr, tf

Maximum Input Rise and Fall Times

(Figure 1)

2.0

4.5

6.0

1000

500

400

1000

500

400

1000

500

400

ns

NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).

类似零件编号 - MC54-74HC259

制造商	部件名	数据表	功能描述
Motorola, Inc	MC54-74HC259A	246Kb / 8P	8-Bit Addressable Latch 1-of-8 Decoder

More results

类似说明 - MC54-74HC259

制造商	部件名	数据表	功能描述
ON Semiconductor	MC74HC259A	134Kb / 9P	8-Bit Addressable Latch 1-of-8 Decoder June, 2012 ??Rev. 3
Motorola, Inc	MC54-74HC259A	246Kb / 8P	8-Bit Addressable Latch 1-of-8 Decoder
ON Semiconductor	MC74LVX259	130Kb / 9P	8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shifter August, 2014 ??Rev. 4
	MC74LVX259	178Kb / 11P	8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shifter April, 2001 ??Rev. 1
	MC74VHC259	118Kb / 8P	8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shifter April, 2001 ??Rev. 2
	MC74VHCT259A	110Kb / 9P	8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shifter October, 2014 ??Rev. 6
	MC74VHC259	107Kb / 8P	8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shifter September, 2014 ??Rev. 5
Fairchild Semiconductor	MM74HC259	76Kb / 7P	8-Bit Addressable Latch/3-to-8 Line Decoder
Hitachi Semiconductor	HD74AC259	69Kb / 11P	8-bit Addressable Latch
Fairchild Semiconductor	DM9334	65Kb / 5P	8-Bit Addressable Latch