数据搜索系统,热门电子元器件搜索 |
|
KM62256CLTGE-7L 数据表(PDF) 7 Page - Samsung semiconductor |
|
KM62256CLTGE-7L 数据表(HTML) 7 Page - Samsung semiconductor |
7 / 9 page Revision 4.0 KM62256C Family CMOS SRAM December 1997 7 TIMING WAVEFORM OF WRITE CYCLE(2) (CS Controlled) Address CS tWC tWR(4) tAS(3) tDW tDH Data Valid WE Data in Data out High-Z High-Z tCW(2) tWP(1) tAW NOTES (WRITE CYCLE) 1. A write occurs during the overlap of a low CS and a low WE. A write begins at the latest transition among CS going Low and WE going low : A write end at the earliest transition amongCS going high and WE going high, tWP is measured from the begining of write to the end of write. 2. tCW is measured from the CS going low to end of write. 3. tAS is measured from the address valid to the beginning of write. 4. tWR is measured from the end of write to the address change. tWR applied in case a write ends as CS or WE going high. DATA RETENTION WAVE FORM CS controlled VCC 4.5V 2.2V VDR CS GND Data Retention Mode CS ≥VCC - 0.2V tSDR tRDR TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled) Address CS tCW(2) tWR(4) tWP(1) tDW tDH tOW tWHZ Data Undefined Data Valid WE Data in Data out tWC tAW tAS(3) |
类似零件编号 - KM62256CLTGE-7L |
|
类似说明 - KM62256CLTGE-7L |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |