数据搜索系统,热门电子元器件搜索 |
|
MC145220 数据表(PDF) 7 Page - Motorola, Inc |
|
MC145220 数据表(HTML) 7 Page - Motorola, Inc |
7 / 54 page MC145220EVK 7 MOTOROLA TYPICAL PERFORMANCE Typical performance applies only to the configuration as shipped. The MC145220EVK is shipped with V+ = 5 V. For lowest phase noise in single or dual loop mode, a 50 Ω load must be connected to J12. Single Loop PLL Single Loop PLL ′ Dual Loop PLL Supply Voltage (J8) 11.5 – 12.5 V Supply Current (J8) (Note 1) 177 mA Available Current (Note 2) 45 mA Frequency Range (Note 3) 733 – 743 MHz 790 – 820 MHz 60 – 80 MHz Reference Frequency (M1) 10.01 MHz Temperature Stability (M1, – 30 °C to + 70°C) < ± 2.5 ppm Reference Frequency (M5) 14.4 MHz N/A Temperature Stability (M5, – 30 °C to + 85°C) < ± 2 ppm N/A TCXO Aging (M1, M5) < ± 1 ppm / year Step Size 10 kHz 10 Hz Power Output – 3.0 dBm – 5.0 dBm 4.5 – 7.5 dBm Frequency Accuracy ± 1.5 kHz ± 1.5 kHz ± 50 Hz Reference Sidebands (Note 4) – 57 dB – 74 dB – 57 dB Phase Noise (100 Hz) – 65 dBc/Hz – 56 dBc/Hz – 50 dBc/Hz Phase Noise (10 kHz) (Note 5) – 104 dBc/Hz – 90 dBc/Hz – 89 dBc/Hz Switching Time (Note 6) 24 ms 40 ms 45 ms NOTES: 1. Supply current is current the board requires without user modifications. 2. Available current is the sum of currents available to the user (in the prototype area) from the 5 V and 8.5 V supply. The 12 V supply is not regulated. Current at 12 V is limited by the external power supply. If the on–board VCO and amplifier are disconnected from the power bus, more current can be drawn in the prototype area. The current flowing into U5 (the 8.5 V regulator) should not exceed 180 mA. This will limit temperature rise in U5. 3. Frequency ranges require use of the 5 V default charge pump supply voltage. 4. VCO sidebands on PLL at low step sizes (10 kHz) are limited by control line leakage of the VCO. Up to 24 nA of leakage has been seen. At higher step sizes (100 kHz and above), this effect is much less noticable. This did not affect PLL ′ because its VCO leakage was less than 10 pA. 5. 10 kHz phase noise is limited by the PLL device noise. For low noise designs, the loop bandwidth is made narrower and the VCO is relied upon to provide the 10 kHz phase noise. This can be seen on the EVKs since the VCOs have much lower noise. 6. 10 MHz step, within ± 1 kHz of final frequency (’220). Due to the software architecture, when the user is measuring the switching time of a single board in dual loop mode, it takes 20 ms to load the data as compared to single loop mode, which takes 8 ms to load the data. This is a limitation of the software, not the IC. To find the actual PLL switching time, subtract 8 or 20 ms from the switching time stated in the table. |
类似零件编号 - MC145220 |
|
类似说明 - MC145220 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |