 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
EPF10K10 数据表(PDF) 29 Page - Altera Corporation |
|
||||||||||||||||||||||||||||||
EPF10K10 数据表(HTML) 29 Page - Altera Corporation |
|
|
29 / 34 page  Chapter 1: Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet 1–29 Timing Information © December 2009 Altera Corporation Configuration Handbook (Complete Two-Volume Set) Timing Information Figure 1–7 shows the configuration timing waveform when using an enhanced configuration device. Table 1–14 defines the timing parameters when using the enhanced configuration devices. f For more information about the flash memory (external flash interface) timing, refer to the appropriate flash data sheet on the Altera website at www.altera.com. ■ For Micron flash-based EPC4, refer to the Micron MT28F400B3 Data Sheet Flash Memory Used in EPC4 Devices at www.micron.com. ■ For Sharp flash-based EPC16, refer to the Sharp LHF16J06 Data Sheet Flash Memory Used in EPC16 Devices at www.sharpsma.com. ■ For Intel flash-based EPC4 and EPC16, refer to Intel Flash 28F016B3 at www.intel.com. Figure 1–7. Configuration Timing Waveform Using an Enhanced Configuration Device Notes to Figure 1–7: (1) The enhanced configuration device will drive DCLK low after configuration. (2) The enhanced configuration device will drive DATA[] high after configuration. Byte0 Byte1 Byte2 Byte3 Byten Tri-State User Mode (2) tOEZX tPOR tCH tCL tDSU tCO tDH Tri-State OE/nSTATUS nCS/CONF_DONE DCLK DATA[7..0] User I/O INIT_DONE nINIT_CONF or VCC/nCONFIG Table 1–14. Enhanced Configuration Device Configuration Parameters (Part 1 of 2) Symbol Parameter Condition Min Typ Max Unit fDCLK DCLK frequency 40% duty cycle — — 66.7 MHz tDCLK DCLK period — 15 — — ns tHC DCLK duty cycle high time 40% duty cycle 6 — — ns tLC DCLK duty cycle low time 40% duty cycle 6 — — ns tCE OE to first DCLK delay — 40 — — ns tOE OE to first DATA available — 40 — — ns tOH DCLK rising edge to DATA change — (1) —— ns tCF (2) OE assert to DCLK disable delay — 277 — — ns tDF (2) OE assert to DATA disable delay — 277 — — ns tRE (3) DCLK rising edge to OE —60 — — ns |
类似零件编号 - EPF10K10 |
|
类似说明 - EPF10K10 |
|
|
链接网址 |
| 隐私政策 |
| ALLDATASHEETCN.COM |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
