数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EP20K100E 数据表(PDF) 8 Page - Altera Corporation

部件名 EP20K100E
功能描述  1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ALTERA [Altera Corporation]
网页  http://www.altera.com
标志 ALTERA - Altera Corporation

EP20K100E 数据表(HTML) 8 Page - Altera Corporation

Back Button EP20K100E Datasheet HTML 4Page - Altera Corporation EP20K100E Datasheet HTML 5Page - Altera Corporation EP20K100E Datasheet HTML 6Page - Altera Corporation EP20K100E Datasheet HTML 7Page - Altera Corporation EP20K100E Datasheet HTML 8Page - Altera Corporation EP20K100E Datasheet HTML 9Page - Altera Corporation EP20K100E Datasheet HTML 10Page - Altera Corporation EP20K100E Datasheet HTML 11Page - Altera Corporation EP20K100E Datasheet HTML 12Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 34 page
background image
1–8
Chapter 1: Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet
Functional Description
Configuration Handbook (Complete Two-Volume Set)
© December 2009
Altera Corporation
The function of the configuration unit is to transmit decompressed data to the FPGA,
depending on the configuration scheme. The enhanced configuration device supports
four concurrent configuration modes, with n = 1, 2, 4, or 8 (where n is the number of
bits that are sent per DCLK cycle on the DATA[n] lines). The value n = 1 corresponds
to the traditional PS configuration scheme. The values n = 2, 4, and 8 correspond to
concurrent configuration of 2, 4, or 8 different PS configuration chains, respectively.
Additionally, the FPGA can be configured in FPP mode, where eight bits of DATA are
clocked into the FPGA per DCLK cycle. Depending on the configuration bus width (n),
the circuit shifts uncompressed configuration data to the valid DATA[n] pins. Unused
DATA[]
pins drive low.
In addition to transmitting configuration data to the FPGAs, the configuration circuit
is also responsible for pausing configuration whenever there is insufficient data
available for transmission. This occurs when the flash read bandwidth is lower than
the configuration write bandwidth. Configuration is paused by stopping the DCLK to
the FPGA, when waiting for data to be read from the flash or for data to be
decompressed. This technique is called “Pausing DCLK”.
The enhanced configuration device flash-memories feature a 90-ns access time
(approximately 10 MHz). Hence, the flash read bandwidth is limited to about 160
megabits per second (Mbps) (16-bit flash data bus, DQ[], at 10 MHz). However, the
configuration speeds supported by Altera FPGAs are much higher and translate to
high configuration write bandwidths. For instance, 100-MHz Stratix FPP
configuration requires data at the rate of 800 Mbps (8-bit DATA[] bus at 100 MHz).
This is much higher than the 160 Mbps the flash memory can support, and is the
limiting factor for configuration time. Compression increases the effective flash-read
bandwidth as the same amount of configuration data takes up less space in the flash
memory after compression. Since Stratix configuration data compression ratios are
approximately two, the effective read bandwidth doubles to about 320 Mbps.
Finally, the configuration controller also manages errors during configuration. A
CONF
_DONE error occurs when the FPGA does not de-assert its CONF_DONE signal
within 64 DCLK cycles after the last bit of configuration data is transmitted. When a
CONF
_DONE error is detected, the controller pulses the OE line low, which pulls
nSTATUS
low and triggers another configuration cycle.
A cyclical redundancy check (CRC) error occurs when the FPGA detects corruption in
the configuration data. This corruption could be a result of noise coupling on the
board such as poor signal integrity on the configuration signals. When this error is
signaled by the FPGA (by driving the nSTATUS line low), the controller stops
configuration. If the Auto-Restart Configuration After Error option is enabled in the
FPGA, it releases its nSTATUS signal after a reset time-out period and the controller
attempts to reconfigure the FPGA.
After the FPGA configuration process is complete, the controller drives DCLK low and
the DATA[] pins high. Additionally, the controller tri-states its internal interface to the
flash memory, enables the weak internal pull-ups on the flash address and control
lines, and enables bus-keep circuits on flash data lines.
The following sections briefly describe the different configuration schemes supported
by the enhanced configuration device: FPP, PS, and concurrent configuration.
f For detailed information about using these schemes to configure your Altera FPGA,
refer to the appropriate FPGA family chapter in the Configuration Handbook.


类似零件编号 - EP20K100E

制造商部件名数据表功能描述
logo
Altera Corporation
EP20K100E ALTERA-EP20K100E Datasheet
718Kb / 117P
   Programmable Logic Device Family
EP20K100E ALTERA-EP20K100E Datasheet
633Kb / 36P
   Enhanced Configuration (EPC) Devices Datasheet
EP20K100E ALTERA-EP20K100E Datasheet
621Kb / 36P
   This datasheet describes enhanced configuration (EPC) devices
EP20K100E ALTERA-EP20K100E Datasheet
724Kb / 117P
   Programmable Logic Device Family
EP20K100E ALTERA-EP20K100E Datasheet
724Kb / 117P
   Programmable Logic Device Family
More results

类似说明 - EP20K100E

制造商部件名数据表功能描述
logo
Altera Corporation
EPC8QC100 ALTERA-EPC8QC100 Datasheet
421Kb / 36P
   2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
EPC16UC88N ALTERA-EPC16UC88N Datasheet
633Kb / 36P
   Enhanced Configuration (EPC) Devices Datasheet
EPC8QC100N ALTERA-EPC8QC100N Datasheet
633Kb / 36P
   Enhanced Configuration (EPC) Devices Datasheet
EPC16UI88AA ALTERA-EPC16UI88AA Datasheet
633Kb / 36P
   Enhanced Configuration (EPC) Devices Datasheet
EPC1441TC32N ALTERA-EPC1441TC32N Datasheet
633Kb / 36P
   Enhanced Configuration (EPC) Devices Datasheet
EPC16QI100N ALTERA-EPC16QI100N Datasheet
621Kb / 36P
   This datasheet describes enhanced configuration (EPC) devices
logo
Fairchild Semiconductor
FSA641 FAIRCHILD-FSA641 Datasheet
1Mb / 3P
   2:1 MIPI Switch, Featuring 2-Data and 1-Data Lane Configuration
logo
ON Semiconductor
FSA641 ONSEMI-FSA641 Datasheet
623Kb / 12P
   2:1 MIPI Switch, Featuring 2-Data and 1-Data Lane Configuration
June 2014 Rev. 1.0.5
logo
Altera Corporation
EPCS1 ALTERA-EPCS1 Datasheet
241Kb / 32P
   Serial Configuration Devices
EPCS1 ALTERA-EPCS1_1 Datasheet
704Kb / 38P
   Serial Configuration Devices
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com