数据搜索系统,热门电子元器件搜索 |
|
EP2SGX90F 数据表(PDF) 26 Page - Altera Corporation |
|
EP2SGX90F 数据表(HTML) 26 Page - Altera Corporation |
26 / 34 page 1–26 Chapter 1: Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet Programming and Configuration File Support Configuration Handbook (Complete Two-Volume Set) © December 2009 Altera Corporation Alternatively, a power-monitoring circuit or a power-good signal can be used to keep the FPGA’s nCONFIG pin asserted low until both supplies have stabilized. This ensures the correct power up sequence for successful configuration. Programming and Configuration File Support The Quartus II software provides programming support for the enhanced configuration device and automatically generates the .pof for the EPC4, EPC8, and EPC16 devices. In a multi-device project, the software can combine the .sof for multiple ACEX 1K, APEX 20K, APEX II, Cyclone series, FLEX 10K, Mercury, and Stratix series FPGAs into one programming file for the enhanced configuration device. f For details about generating programming files, refer to the Altera Enhanced Configuration Devices chapter and the Software Settings section in volume 2 of the Configuration Handbook. Enhanced configuration devices can be programmed in-system through the industry-standard 4-pin JTAG interface. The ISP feature in the enhanced configuration device provides ease in prototyping and updating FPGA functionality. After programming an enhanced configuration device in-system, FPGA configuration can be initiated by including the enhanced configuration device’s JTAG INIT_CONF instruction (Table 1–11). The ISP circuitry in the enhanced configuration device is compliant with the IEEE Std. 1532 specification. The IEEE Std. 1532 is a standard that allows concurrent ISP between devices from multiple vendors. Table 1–11. Enhanced Configuration Device JTAG Instructions (Part 1 of 2) (Note 1) JTAG Instruction OPCODE Description SAMPLE/ PRELOAD 00 0101 0101 Allows a snapshot of the state of the enhanced configuration device pins to be captured and examined during normal device operation and permits an initial data pattern output at the device pins. EXTEST 00 0000 0000 Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing results at the input pins. BYPASS 11 1111 1111 Places the 1-bit bypass register between the TDI and the TDO pins, which allow the BST data to pass synchronously through a selected device to adjacent devices during normal device operation. IDCODE 00 0101 1001 Selects the device IDCODE register and places it between TDI and TDO, allowing the device IDCODE to be serially shifted out to TDO. The device IDCODE for all enhanced configuration devices is the same and shown below: 0100A0DDh USERCODE 00 0111 1001 Selects the USERCODE register and places it between TDI and TDO, allowing the USERCODE to be serially shifted out the TDO. The 32-bit USERCODE is a programmable user-defined pattern. |
类似零件编号 - EP2SGX90F |
|
类似说明 - EP2SGX90F |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |