数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LTC3589HUJ-PBF 数据表(PDF) 40 Page - Linear Technology

部件名 LTC3589HUJ-PBF
功能描述  8-Output Regulator with Sequencing and I2C
Download  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LTC3589HUJ-PBF 数据表(HTML) 40 Page - Linear Technology

Back Button LTC3589HUJ-PBF Datasheet HTML 36Page - Linear Technology LTC3589HUJ-PBF Datasheet HTML 37Page - Linear Technology LTC3589HUJ-PBF Datasheet HTML 38Page - Linear Technology LTC3589HUJ-PBF Datasheet HTML 39Page - Linear Technology LTC3589HUJ-PBF Datasheet HTML 40Page - Linear Technology LTC3589HUJ-PBF Datasheet HTML 41Page - Linear Technology LTC3589HUJ-PBF Datasheet HTML 42Page - Linear Technology LTC3589HUJ-PBF Datasheet HTML 43Page - Linear Technology LTC3589HUJ-PBF Datasheet HTML 44Page - Linear Technology  
Zoom Inzoom in Zoom Outzoom out
 40 / 44 page
background image
LTC3589
40
3589p
APPLICATIONS INFORMATION
The LTC3589 is optimized to support several families
of advanced portable applications processors including
the Marvell PXA3xx and PXA168 xscale processors, the
Freescale i.MX family including the new i.MX51, the TI
OMAP processors utilizing their Smart reflex, and many
additional ARM processors.
PXA3XX Monahans Processor Support
The PXA3XX processors are hardcoded to communicate
with a PMIC at specific command register addresses in
order to power up the processor supply rails from the
low power state. The LTC3589 I2C device address and
command register addresses map to PXA3xx command
register sub-address requirements. The LTC3589 write
address is 0x68. The key command register addresses
for PXA3xx support are the Output Voltage Enable (OVEN)
register at address 0x10. VCC_APPS/A_EN is mapped
to OVEN bit 0 (enable step-down switching regulator 1).
VCC_SRAM/S_EN is mapped to OVEN bit 2 (enable step-
down switching regulator 3). The voltage change control
register (VCCR) at command register address 0x20 con-
trols the dynamic voltage select and go bits required to
command a voltage change and slew when coming out
of low voltage standby or sleep modes into run mode.
The dynamic target voltage (xxDTV[1,2]) registers map
to the mandatory command register addresses. The full
register map for the LTC3589 shown in Table 15 and Table
16 supports Monahans, hard-coded I2C commands for
start-of-day operation, voltage-change sequence, supply
enable, and return-to-D0 state sequence.
The LTC3589 does not specifically reference the Mo-
nahans SYS_EN and PWR_EN enable pins but supports
these signals with individual enable input pins EN[1-4]
and EN_LDO[2,3] that should be hard-wired to SYS_EN
or PWR_EN as required for proper system level power
sequencing.
The LTC3589 RSTO signal is used to drive the Monahans
hard reset signal nRESET and is based on the state of
the always-active regulator output LDO1_STBY and by a
pushbutton hard reset request. The release of the RSTO
output is delayed a minimum of 10ms as required or as
long as 1s when the LTC3589 is reset using its pushbut-
ton controller.
PXA16X Armada Processor Support
LTC3589 includes spare register bits that can be accessed
by the processor for setting and recalling hibernate and
resume operation.
The keep-alive function allow a step-down switching
regulator to maintain system memory during a hibernate
shutdown state of the Armada processor.
i.MX Processor Support
The LTC3589 has hardware features specifically designed
for the latest i.MX family of processors from Freescale
Semiconductor. The i.MX37 controls the VSTB input pin
of the LTC3589 to command transitions between the run
mode core voltage and the lower level standby voltage. The
run and standby voltage levels are initially programmed
in I2C command registers xxBTV1 and xxBTV2. When the
VSTB pin is asserted high all four dynamically controlled
output supply rails will slew to the xxBTV2 set point. When
xxBTV1 and xxBTV2 are set at the same value, as they are
by default, then no slewing occurs. This allows the single
VSTB pin to control any combination of the four DAC con-
trolled regulators to slew between two programmed output
voltages. When VSTB is de-asserted back to a zero value
the regulators slew back up to the xxBTV1 set point.
Earlier i.MX family processors such as the i.MX31 included
two VSTB pins used for controlling the regulator outputs
for a low voltage standby mode, nominal voltage run mode,
and a higher voltage overdrive mode. The LTC3589 can
be used with these processors using the VSTB input pin


类似零件编号 - LTC3589HUJ-PBF

制造商部件名数据表功能描述
logo
Linear Technology
LTC3589 LINER-LTC3589 Datasheet
2Mb / 46P
   8-Output Regulator with Sequencing and I2C
LTC3589 LINER-LTC3589 Datasheet
570Kb / 50P
   8-Output Regulator with Sequencing and I2C
LTC3589 LINER-LTC3589 Datasheet
476Kb / 36P
   8-Channel Programmable, Parallelable 1A Buck DC/DCs
LTC3589 LINER-LTC3589 Datasheet
517Kb / 38P
   Power Management Solution for Application Processors
LTC3589 LINER-LTC3589 Datasheet
5Mb / 44P
   60V Low IQ Buck Controller Plus 4-Channel 8A Configurable Buck DC/DCs
More results

类似说明 - LTC3589HUJ-PBF

制造商部件名数据表功能描述
logo
Linear Technology
LTC3589 LINER-LTC3589_15 Datasheet
683Kb / 50P
   8-Output Regulator with Sequencing and I2C
LTC3589 LINER-LTC3589_12 Datasheet
570Kb / 50P
   8-Output Regulator with Sequencing and I2C
LTC3589-2 LINER-LTC3589-2_15 Datasheet
683Kb / 50P
   8-Output Regulator with Sequencing and I2C
LTC3589-1 LINER-LTC3589-1_15 Datasheet
683Kb / 50P
   8-Output Regulator with Sequencing and I2C
LTC3589 LINER-LTC3589_1 Datasheet
2Mb / 46P
   8-Output Regulator with Sequencing and I2C
LTC3589EUJ-1 LINER-LTC3589EUJ-1 Datasheet
1Mb / 14P
   8-Output Regulator with Sequencing and I2C
logo
Renesas Technology Corp
ISL6421 RENESAS-ISL6421 Datasheet
548Kb / 11P
   Single Output LNB Supply and Control Voltage Regulator with I2C Interface for Single Output LNB Supply and Control Voltage Regulator with I2C Interface for
Jul 2004
logo
Intersil Corporation
ISL9492 INTERSIL-ISL9492 Datasheet
1Mb / 20P
   Single Output LNB Supply and Control Voltage Regulator with I2C Interface
logo
Maxim Integrated Produc...
MAX15003 MAXIM-MAX15003_12 Datasheet
769Kb / 31P
   Triple-Output Buck Controller with Tracking/Sequencing
Rev 1; 8/12
logo
Texas Instruments
TPS40100 TI-TPS40100 Datasheet
582Kb / 10P
[Old version datasheet]   MIDRANGE INPUT SYNCHRONOUS BUCK CONTROLLER WITH ADVANCED SEQUENCING AND OUTPUT MARGINING
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com