数据搜索系统,热门电子元器件搜索 |
|
AD7626BCPZ 数据表(PDF) 5 Page - Analog Devices |
|
AD7626BCPZ 数据表(HTML) 5 Page - Analog Devices |
5 / 28 page AD7626 Rev. A | Page 5 of TIMING SPECIFICATIONS VDD1 = 5 V; VDD2 = 2.5 V; VIO = 2.37 V to 2.63 V; REF = 4.096 V; all specifications TMIN to TMAX, unless otherwise noted. Table 3. Parameter Symbol Min Typ Max Unit Time Between Conversions1 tCYC 100 10,000 ns CNV High Time tCNVH 10 40 ns CNV to D (MSB) Ready tMSB 100 ns CNV to Last CLK (LSB) Delay tCLKL 72 ns CLK Period2 tCLK 3.33 4 (tCYC − tMSB + tCLKL)/n ns CLK Frequency fCLK 250 300 MHz CLK to DCO Delay (Echoed-Clock Mode) tDCO 0 4 7 ns DCO to D Delay (Echoed-Clock Mode) tD 0 1 ns CLK to D Delay tCLKD 0 4 7 ns 1 The maximum time between conversions is 10,000 ns. If CNV± is left idle for a time greater than the maximum value of tCYC, the subsequent conversion result is invalid. 2 For the maximum CLK period, the window available to read data is tCYC − tMSB + tCLKL. Divide this time by the number of bits (n) to be read giving the maximum CLK± frequency that can be used for a given conversion CNV frequency. In echoed-clock interface mode, n = 16; in self-clocked interface mode, n = 18. |
类似零件编号 - AD7626BCPZ |
|
类似说明 - AD7626BCPZ |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |