数据搜索系统,热门电子元器件搜索 |
|
CS3310 数据表(PDF) 9 Page - Cirrus Logic |
|
CS3310 数据表(HTML) 9 Page - Cirrus Logic |
9 / 17 page CS3310 DS82F1 9 a source of distortion if the source impedance becomes appreciable relative to the reversed bi- ased diode capacitance. Source impedances equal to or less than 600 ohms will avoid this dis- tortion mechanism for the CS3310. Mute Muting can be achieved by either hardware or software control. Hardware muting is accom- plished via the MUTE input and software muting by loading all zeroes into the volume control reg- ister. MUTE disconnects the internal buffer amplifiers from the output pins and terminates AOUTL and AOUTR with 10 k Ω resistors to ground. The mute is activated with a zero crossing detection (in- dependent of the zero cross enable status) or an 18 ms timeout to eliminate any audible “clicks” or “pops”. MUTE also initiates an internal offset calibration. A software mute is implemented by loading all zeroes into the volume control register. The inter- nal amplifier is set to unity gain with the amplifier input connected to the maximum attenuation point of the resistive divider, AGND. A “soft mute” can be accomplished by sequentially ramping down from the current volume control setting to the maximum attenuation code of all zeroes. Power-Up Considerations Upon initial application of power, the MUTE pin of the CS3310 should be set low to initiate a pow- er-up sequence. This sequence sets the serial shift register and the volume control register to zero and performs an offset calibration. The device should remain muted until the supply voltag- es have settled to ensure an accurate calibration. The device also includes an internal power-on reset circuit that requires approximately 100 µs to settle and will ignore any attempts to address the internal registers during this period. The offset calibration minimizes internally generated offsets and ignores offsets applied to the AIN pins. External clocks are not required for calibration. Although the device is tolerant to power supply variation, the device will enter a hardware mute state if the power supply voltage drops below approximately ±3.5 volts. A power-up sequence will be initiated if the power supply voltage returns to greater than ±3.5 volts. Applying power to VD+ prior to VA+ creates a SCR latch-up condition. Refer to Figure 2 for the recommended power connections. |
类似零件编号 - CS3310_05 |
|
类似说明 - CS3310_05 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |