数据搜索系统,热门电子元器件搜索 |
|
74LVCH16374ABQ 数据表(PDF) 10 Page - NXP Semiconductors |
|
74LVCH16374ABQ 数据表(HTML) 10 Page - NXP Semiconductors |
10 / 19 page 74LVC_LVCH16374A_7 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved. Product data sheet Rev. 07 — 23 March 2010 10 of 19 NXP Semiconductors 74LVC16374A; 74LVCH16374A 16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state 11. Waveforms Measurement points are given in Table 8. VOL and VOH are the typical output voltage levels that occur with the output load. Fig 7. Clock (nCP) to output (nQn) propagation delays, clock pulse width, and the maximum frequency 001aaa256 nCP input nQn output tPHL tPLH tW VOH VI GND VOL VM VM VM 1/fmax Measurement points are given in Table 8. The shaded areas indicate when the input is permitted to change for predictable performance. VOL and VOH are the typical output voltage levels that occur with the output load. Fig 8. Data set-up and hold times for the nDn input to the nCP input 001aaa257 GND GND th tsu th tsu VM VM VM VI VOH VOL VI nQn output nCP input nDn input |
类似零件编号 - 74LVCH16374ABQ |
|
类似说明 - 74LVCH16374ABQ |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |