数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

74LVC2G74GM 数据表(PDF) 5 Page - NXP Semiconductors

部件名 74LVC2G74GM
功能描述  Single D-type flip-flop with set and reset; positive edge trigger
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

74LVC2G74GM 数据表(HTML) 5 Page - NXP Semiconductors

  74LVC2G74GM Datasheet HTML 1Page - NXP Semiconductors 74LVC2G74GM Datasheet HTML 2Page - NXP Semiconductors 74LVC2G74GM Datasheet HTML 3Page - NXP Semiconductors 74LVC2G74GM Datasheet HTML 4Page - NXP Semiconductors 74LVC2G74GM Datasheet HTML 5Page - NXP Semiconductors 74LVC2G74GM Datasheet HTML 6Page - NXP Semiconductors 74LVC2G74GM Datasheet HTML 7Page - NXP Semiconductors 74LVC2G74GM Datasheet HTML 8Page - NXP Semiconductors 74LVC2G74GM Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 21 page
background image
74LVC2G74_6
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 06 — 23 December 2009
5 of 21
NXP Semiconductors
74LVC2G74
Single D-type flip-flop with set and reset; positive edge trigger
[1]
H = HIGH voltage level;
L = LOW voltage level;
↑ = LOW-to-HIGH CP transition;
Qn+1 = state after the next LOW-to-HIGH CP transition.
8.
Limiting values
[1]
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2]
When VCC = 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.
[3]
For TSSOP8 packages: above 55
°C the value of P
tot derates linearly with 2.5 mW/K.
For VSSOP8 packages: above 110
°C the value of P
tot derates linearly with 8.0 mW/K.
For XSON8, XSON8U and XQFN8U packages: above 118
°C the value of P
tot derates linearly with 7.8 mW/K.
9.
Recommended operating conditions
Table 5.
Function table for synchronous operation[1]
Input
Output
SD
RD
CP
D
Qn+1
Qn+1
HH
LLH
HH
HHL
Table 6.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
Conditions
Min
Max
Unit
VCC
supply voltage
−0.5
+6.5
V
IIK
input clamping current
VI <0V
−50
-
mA
VI
input voltage
[1]
−0.5
+6.5
V
IOK
output clamping current
VO >VCC or VO <0V
-
±50
mA
VO
output voltage
Active mode
[1][2]
−0.5
VCC + 0.5 V
Power-down mode
[1][2]
−0.5
+6.5
V
IO
output current
VO =0 VtoVCC
-
±50
mA
ICC
supply current
-
100
mA
IGND
ground current
−100
-
mA
Ptot
total power dissipation
Tamb = −40 °C to +125 °C
[3] -
300
mW
Tstg
storage temperature
−65
+150
°C
Table 7.
Operating conditions
Symbol
Parameter
Conditions
Min
Max
Unit
VCC
supply voltage
1.65
5.5
V
VI
input voltage
0
5.5
V
VO
output voltage
Active mode
0
VCC
V
Power-down mode; VCC = 0 V
0
5.5
V
Tamb
ambient temperature
−40
+125
°C
∆t/∆V
input transition rise and fall rate
VCC = 1.65 V to 2.7 V
-
20
ns/V
VCC = 2.7 V to 5.5 V
-
10
ns/V


类似零件编号 - 74LVC2G74GM

制造商部件名数据表功能描述
logo
NXP Semiconductors
74LVC2G74GM NXP-74LVC2G74GM Datasheet
104Kb / 19P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 03-9 August 2007
More results

类似说明 - 74LVC2G74GM

制造商部件名数据表功能描述
logo
NXP Semiconductors
74LVC1G74DC.125 NXP-74LVC1G74DC.125 Datasheet
299Kb / 25P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 12-2 April 2013
74LVC1G74 NXP-74LVC1G74_10 Datasheet
202Kb / 25P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 9-5 August 2010
74LVC2G74 PHILIPS-74LVC2G74 Datasheet
100Kb / 20P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 01-3 November 2005
logo
Nexperia B.V. All right...
74LVC1G74-Q100 NEXPERIA-74LVC1G74-Q100 Datasheet
245Kb / 16P
   Single D-type flip-flop with set and reset; positive edge trigger
logo
NXP Semiconductors
74LVC1G74 PHILIPS-74LVC1G74 Datasheet
112Kb / 19P
   Single D-type flip-flop with set and reset; positive edge trigger
2005 Feb 01
74LVC1G74 NXP-74LVC1G74 Datasheet
103Kb / 19P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 11-4 June 2012
74LVC2G74 NXP-74LVC2G74 Datasheet
104Kb / 19P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 03-9 August 2007
74LVC1G74 NXP-74LVC1G74_09 Datasheet
549Kb / 21P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 08-3 December 2009
74LVC1G74 NXP-74LVC1G74_09 Datasheet
549Kb / 21P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 08-3 December 2009
logo
Nexperia B.V. All right...
74LVC2G74-Q100 NEXPERIA-74LVC2G74-Q100 Datasheet
231Kb / 15P
   Single D-type flip-flop with set and reset; positive edge trigger
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com