数据搜索系统,热门电子元器件搜索 |
|
74AUP2G38GT 数据表(PDF) 2 Page - NXP Semiconductors |
|
74AUP2G38GT 数据表(HTML) 2 Page - NXP Semiconductors |
2 / 17 page 74AUP2G38_4 © NXP B.V. 2009. All rights reserved. Product data sheet Rev. 04 — 8 October 2009 2 of 17 NXP Semiconductors 74AUP2G38 Low-power dual 2-input NAND gate; open drain 3. Ordering information 4. Marking [1] The pin 1 indicator is located on the lower left corner of the device, below the marking code. 5. Functional diagram Table 1. Ordering information Type number Package Temperature range Name Description Version 74AUP2G38DC −40 °C to +125 °C VSSOP8 plastic very thin shrink small outline package; 8 leads; body width 2.3 mm SOT765-1 74AUP2G38GT −40 °C to +125 °C XSON8 plastic extremely thin small outline package; no leads; 8 terminals; body 1 × 1.95 × 0.5 mm SOT833-1 74AUP2G38GD −40 °C to +125 °C XSON8U plastic extremely thin small outline package; no leads; 8 terminals; UTLP based; body 3 × 2 × 0.5 mm SOT996-2 74AUP2G38GM −40 °C to +125 °C XQFN8U plastic extremely thin quad flat package; no leads; 8 terminals; UTLP based; body 1.6 × 1.6 × 0.5 mm SOT902-1 Table 2. Marking codes Type number Marking code[1] 74AUP2G38DC a38 74AUP2G38GT a38 74AUP2G38GD a38 74AUP2G38GM a38 Fig 1. Logic symbol Fig 2. IEC logic symbol Fig 3. Logic diagram (one gate) 001aah753 1A 1B 1Y 2A 2B 2Y 001aah754 & & mnb131 Y GND B A |
类似零件编号 - 74AUP2G38GT |
|
类似说明 - 74AUP2G38GT |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |