数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

74AUP1G80GM 数据表(PDF) 1 Page - NXP Semiconductors

部件名 74AUP1G80GM
功能描述  Low-power D-type flip-flop; positive-edge trigger
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

74AUP1G80GM 数据表(HTML) 1 Page - NXP Semiconductors

  74AUP1G80GM Datasheet HTML 1Page - NXP Semiconductors 74AUP1G80GM Datasheet HTML 2Page - NXP Semiconductors 74AUP1G80GM Datasheet HTML 3Page - NXP Semiconductors 74AUP1G80GM Datasheet HTML 4Page - NXP Semiconductors 74AUP1G80GM Datasheet HTML 5Page - NXP Semiconductors 74AUP1G80GM Datasheet HTML 6Page - NXP Semiconductors 74AUP1G80GM Datasheet HTML 7Page - NXP Semiconductors 74AUP1G80GM Datasheet HTML 8Page - NXP Semiconductors 74AUP1G80GM Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 18 page
background image
1.
General description
The 74AUP1G80 is a high-performance, low-power, low-voltage, Si-gate CMOS device,
superior to most advanced CMOS compatible TTL families.
Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall
times across the entire VCC range from 0.8 V to 3.6 V.
This device ensures a very low static and dynamic power consumption across the entire
VCC range from 0.8 V to 3.6 V.
This device is fully specified for partial Power-down applications using IOFF.
The IOFF circuitry disables the output, preventing the damaging backflow current through
the device when it is powered down.
The 74AUP1G80 provides the single positive-edge triggered D-type flip-flop. Information
on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock
pulse. The input pin D must be stable one set-up time prior to the LOW-to-HIGH clock
transition for predictable operation.
2.
Features
I Wide supply voltage range from 0.8 V to 3.6 V
I High noise immunity
I Complies with JEDEC standards:
N JESD8-12 (0.8 V to 1.3 V)
N JESD8-11 (0.9 V to 1.65 V)
N JESD8-7 (1.2 V to 1.95 V)
N JESD8-5 (1.8 V to 2.7 V)
N JESD8-B (2.7 V to 3.6 V)
I ESD protection:
N HBM JESD22-A114-D exceeds 5000 V
N MM JESD22-A115-A exceeds 200 V
N CDM JESD22-C101-C exceeds 1000 V
I Low static power consumption; ICC = 0.9 µA (maximum)
I Latch-up performance exceeds 100 mA per JESD 78 Class II
I Inputs accept voltages up to 3.6 V
I Low noise overshoot and undershoot < 10 % of VCC
I IOFF circuitry provides partial Power-down mode operation
I Multiple package options
I Specified from −40 °Cto+85 °C and −40 °C to +125 °C
74AUP1G80
Low-power D-type flip-flop; positive-edge trigger
Rev. 01 — 20 October 2006
Product data sheet


类似零件编号 - 74AUP1G80GM

制造商部件名数据表功能描述
logo
Nexperia B.V. All right...
74AUP1G80GM NEXPERIA-74AUP1G80GM Datasheet
295Kb / 20P
   Low-power D-type flip-flop; positive-edge trigger
Rev. 7 - 23 January 2023
More results

类似说明 - 74AUP1G80GM

制造商部件名数据表功能描述
logo
NXP Semiconductors
74AUP1G79 PHILIPS-74AUP1G79 Datasheet
97Kb / 20P
   Low-power D-type flip-flop; positive-edge trigger
Rev. 01-12 September 2005
74AUP1G79 NXP-74AUP1G79 Datasheet
113Kb / 20P
   Low-power D-type flip-flop; positive-edge trigger
Rev. 03-3 August 2009
logo
Nexperia B.V. All right...
74AUP1G79 NEXPERIA-74AUP1G79 Datasheet
305Kb / 21P
   Low-power D-type flip-flop; positive-edge trigger
Rev. 8 - 24 January 2022
74AUP1G80 NEXPERIA-74AUP1G80 Datasheet
295Kb / 20P
   Low-power D-type flip-flop; positive-edge trigger
Rev. 7 - 23 January 2023
logo
NXP Semiconductors
74AUP2G80 NXP-74AUP2G80 Datasheet
95Kb / 18P
   Low-power dual D-type flip-flop; positive-edge trigger
Rev. 02-1 August 2007
74AUP2G79 NXP-74AUP2G79 Datasheet
114Kb / 21P
   Low-power dual D-type flip-flop; positive-edge trigger
Rev. 04-30 June 2009
logo
Nexperia B.V. All right...
74AUP2G79-Q100 NEXPERIA-74AUP2G79-Q100 Datasheet
235Kb / 15P
   Low-power dual D-type flip-flop; positive-edge trigger
logo
NXP Semiconductors
74AUP2G80 PHILIPS-74AUP2G80 Datasheet
94Kb / 18P
   Low-power dual D-type flip-flop; positive-edge trigger
Rev. 01-25 August 2006
74AUP2G80 NXP-74AUP2G80_08 Datasheet
111Kb / 20P
   Low-power dual D-type flip-flop; positive-edge trigger
Rev. 04-2 June 2008
logo
Nexperia B.V. All right...
74AUP2G79 NEXPERIA-74AUP2G79 Datasheet
279Kb / 19P
   Low-power dual D-type flip-flop; positive-edge trigger
Rev. 11 - 3 December 2020
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com