数据搜索系统,热门电子元器件搜索
  Chinese  ▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

HY5PS121621CFP-S6I 数据表(PDF) 26 Page - Hynix Semiconductor

部件名 HY5PS121621CFP-S6I
功能描述  512Mb DDR2 SDRAM
Download  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HYNIX [Hynix Semiconductor]
网页  http://www.skhynix.com/kor/main.do
标志 HYNIX - Hynix Semiconductor

HY5PS121621CFP-S6I 数据表(HTML) 26 Page - Hynix Semiconductor

Back Button HY5PS121621CFP-S6I Datasheet HTML 22Page - Hynix Semiconductor HY5PS121621CFP-S6I Datasheet HTML 23Page - Hynix Semiconductor HY5PS121621CFP-S6I Datasheet HTML 24Page - Hynix Semiconductor HY5PS121621CFP-S6I Datasheet HTML 25Page - Hynix Semiconductor HY5PS121621CFP-S6I Datasheet HTML 26Page - Hynix Semiconductor HY5PS121621CFP-S6I Datasheet HTML 27Page - Hynix Semiconductor HY5PS121621CFP-S6I Datasheet HTML 28Page - Hynix Semiconductor HY5PS121621CFP-S6I Datasheet HTML 29Page - Hynix Semiconductor HY5PS121621CFP-S6I Datasheet HTML 30Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 38 page
background image
Rev. 0.8 / Oct. 2007
26
1HY5PS12421C(L)FP-xI
1HY5PS12821C(L)FP-xI
1HY5PS121621C(L)FP-xI
VREF. In differential mode, these timing relationships are measured relative to the crosspoint of DQS and its comple-
ment, DQS. This distinction in timing methods is guaranteed by design and characterization. Note that when differen-
tial data strobe mode is disabled via the EMRS, the complementary pin, DQS, must be tied externally to VSS through a
20 ohm to 10 K ohm resistor to insure proper operation.
5. AC timings are for linear signal transitions. See System Derating for other signal transitions.
6. These parameters guarantee device behavior, but they are not necessarily tested on each device.
They may be guaranteed by device design or tester correlation.
7. All voltages referenced to VSS.
8. Tests for AC timing, IDD, and electrical (AC and DC) characteristics, may be conducted at nominal reference/
supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage
range specified.
tDS
tDS
tDH
tWPRE
tWPST
tDQSH
tDQSL
DQS
DQS
D
DMin
DQS/
DQ
DM
tDH
Figure -- Data input (write) timing
DMin
DMin
DMin
D
D
D
DQS
VIH(ac)
VIL(ac)
VIH(ac)
VIL(ac)
VIH(dc)
VIL(dc)
VIH(dc)
VIL(dc)
tCH
tCL
CK
CK
CK/CK
DQS/DQS
DQ
DQS
DQS
tRPST
Q
tRPRE
tDQSQmax
tQH
tQH
tDQSQmax
Figure -- Data output (read) timing
Q
Q
Q


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38 


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn