数据搜索系统,热门电子元器件搜索
  Chinese  ▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

HY5PS121621CFP-S6I 数据表(PDF) 21 Page - Hynix Semiconductor

部件名 HY5PS121621CFP-S6I
功能描述  512Mb DDR2 SDRAM
Download  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HYNIX [Hynix Semiconductor]
网页  http://www.skhynix.com/kor/main.do
标志 HYNIX - Hynix Semiconductor

HY5PS121621CFP-S6I 数据表(HTML) 21 Page - Hynix Semiconductor

Back Button HY5PS121621CFP-S6I Datasheet HTML 17Page - Hynix Semiconductor HY5PS121621CFP-S6I Datasheet HTML 18Page - Hynix Semiconductor HY5PS121621CFP-S6I Datasheet HTML 19Page - Hynix Semiconductor HY5PS121621CFP-S6I Datasheet HTML 20Page - Hynix Semiconductor HY5PS121621CFP-S6I Datasheet HTML 21Page - Hynix Semiconductor HY5PS121621CFP-S6I Datasheet HTML 22Page - Hynix Semiconductor HY5PS121621CFP-S6I Datasheet HTML 23Page - Hynix Semiconductor HY5PS121621CFP-S6I Datasheet HTML 24Page - Hynix Semiconductor HY5PS121621CFP-S6I Datasheet HTML 25Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 38 page
background image
Rev. 0.8 / Oct. 2007
21
1HY5PS12421C(L)FP-xI
1HY5PS12821C(L)FP-xI
1HY5PS121621C(L)FP-xI
Timing Parameters by Speed Grade
(Refer to notes for information related to this table at the following pages of this table)
Parameter
Symbol
DDR2-400
DDR2-533
Unit
Note
min
max
min
max
DQ output access time from CK/CK
tAC
-600
+600
-500
+500
ps
DQS output access time from CK/CK
tDQSCK
-500
+500
-450
+450
ps
CK high-level width
tCH
0.45
0.55
0.45
0.55
tCK
CK low-level width
tCL
0.45
0.55
0.45
0.55
tCK
CK half period
tHP
min
(tCL,tCH)
-
min
(tCL,tCH)
-
ps
11,12
Clock cycle time, CL=x
tCK
5000
8000
3750
8000
ps
15
DQ and DM input setup time
(differential strobe)
tDS
(base)
150
-
100
-
ps
6,7,8,
20
DQ and DM input hold time
(differential strobe)
tDH
(base)
275
-
225
-
ps
6,7,8,
21
DQ and DM input setup time
(single ended strobe)
tDS
25
--25
-
ps
6,7,8,
20
DQ and DM input hold time
(single ended strobe)
tDH
25
--25
-
ps
6,7,8,
21
Control & Address input pulse width for
each input
tIPW
0.6
-0.6
-
tCK
DQ and DM input pulse width for each
input
tDIPW
0.35
-0.35
-
tCK
Data-out high-impedance time from CK/CK tHZ
-
tAC max
-
tAC max
ps
18
DQS low-impedance time from CK/CK
tLZ(DQS)
tAC min
tAC max
tAC min
tAC max
ps
18
DQ low-impedance time from CK/CK
tLZ(DQ)
2*tAC min tAC max
2*tAC min tAC max
ps
18
DQS-DQ skew for DQS and associated DQ
signals
tDQSQ
-350
-300
ps
13
DQ hold skew factor
tQHS
-450
-400
ps
12
DQ/DQS output hold time from DQS
tQH
tHP - tQHS
-
tHP - tQHS
-
ps
First DQS latching transition to associated
clock edge
tDQSS
-0.25
+ 0.25
-0.25
+ 0.25
tCK
DQS input high pulse width
tDQSH
0.35
-
0.35
-
tCK
DQS input low pulse width
tDQSL
0.35
-
0.35;;
-
tCK
DQS falling edge to CK setup time
tDSS
0.2
-
0.2
-
tCK
DQS falling edge hold time from CK
tDSH
0.2
-
0.2
-
tCK
Mode register set command cycle time
tMRD
2
-
2
-
tCK
Write postamble
tWPST
0.4
0.6
0.4
0.6
tCK
10
Write preamble
tWPRE
0.35
-
0.35
-
tCK
Address and control input setup time
tIS(base)
350
-
250
-
ps
5,7,9,
23
Address and control input hold time
tIH(base)
475
-
375
-
ps
5,7,9,
23


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38 


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn