数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H5DU2562GFR-J3C 数据表(PDF) 13 Page - Hynix Semiconductor

部件名 H5DU2562GFR-J3C
功能描述  256Mb DDR SDRAM
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HYNIX [Hynix Semiconductor]
网页  http://www.skhynix.com/kor/main.do
标志 HYNIX - Hynix Semiconductor

H5DU2562GFR-J3C 数据表(HTML) 13 Page - Hynix Semiconductor

Back Button H5DU2562GFR-J3C Datasheet HTML 9Page - Hynix Semiconductor H5DU2562GFR-J3C Datasheet HTML 10Page - Hynix Semiconductor H5DU2562GFR-J3C Datasheet HTML 11Page - Hynix Semiconductor H5DU2562GFR-J3C Datasheet HTML 12Page - Hynix Semiconductor H5DU2562GFR-J3C Datasheet HTML 13Page - Hynix Semiconductor H5DU2562GFR-J3C Datasheet HTML 14Page - Hynix Semiconductor H5DU2562GFR-J3C Datasheet HTML 15Page - Hynix Semiconductor H5DU2562GFR-J3C Datasheet HTML 16Page - Hynix Semiconductor H5DU2562GFR-J3C Datasheet HTML 17Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 28 page
background image
Rev. 1.1 /Sep. 2007
13
H5DU2562GFR
BURST DEFINITION
BURST LENGTH & TYPE
Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable. The burst
length determines the maximum number of column locations that can be accessed for a given Read or Write com-
mand. Burst lengths of 2, 4 or 8 locations are available for both the sequential and the interleaved burst types.
Reserved states should not be used, as unknown operation or incompatibility with future versions may result.
When a Read or Write command is issued, a block of columns equal to the burst length is effectively selected. All
accesses for that burst take place within this block, meaning that the burst wraps within the block if a boundary is
reached. The block is uniquely selected by A1-Ai when the burst length is set to two, by A2 -Ai when the burst length
is set to four and by A3 -Ai when the burst length is set to eight (where Ai is the most significant column address bit
for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location
within the block. The programmed burst length applies to both Read and Write bursts.
Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the
burst type and is selected via bit A3. The ordering of accesses within a burst is determined by the burst length, the
burst type and the starting column address, as shown in Burst Definition Table
Burst Length
Starting Address (A2,A1,A0)
Sequential
Interleave
2
XX0
0, 1
0, 1
XX1
1, 0
1, 0
4
X00
0, 1, 2, 3
0, 1, 2, 3
X01
1, 2, 3, 0
1, 0, 3, 2
X10
2, 3, 0, 1
2, 3, 0, 1
X11
3, 0, 1, 2
3, 2, 1, 0
8
000
0, 1, 2, 3, 4, 5, 6, 7
0, 1, 2, 3, 4, 5, 6, 7
001
1, 2, 3, 4, 5, 6, 7, 0
1, 0, 3, 2, 5, 4, 7, 6
010
2, 3, 4, 5, 6, 7, 0, 1
2, 3, 0, 1, 6, 7, 4, 5
011
3, 4, 5, 6, 7, 0, 1, 2
3, 2, 1, 0, 7, 6, 5, 4
100
4, 5, 6, 7, 0, 1, 2, 3
4, 5, 6, 7, 0, 1, 2, 3
101
5, 6, 7, 0, 1, 2, 3, 4
5, 4, 7, 6, 1, 0, 3, 2
110
6, 7, 0, 1, 2, 3, 4, 5
6, 7, 4, 5, 2, 3, 0, 1
111
7, 0, 1, 2, 3, 4, 5, 6
7, 6, 5, 4, 3, 2, 1, 0


类似零件编号 - H5DU2562GFR-J3C

制造商部件名数据表功能描述
logo
Hynix Semiconductor
H5DU2562GFR-J3I HYNIX-H5DU2562GFR-J3I Datasheet
500Kb / 28P
   256Mb DDR SDRAM
More results

类似说明 - H5DU2562GFR-J3C

制造商部件名数据表功能描述
logo
Hynix Semiconductor
HY5DU56822FLTP-D5 HYNIX-HY5DU56822FLTP-D5 Datasheet
708Kb / 28P
   256Mb DDR SDRAM
HY5DU561622FLFP HYNIX-HY5DU561622FLFP Datasheet
332Kb / 27P
   256Mb DDR SDRAM
HY5DU56822FLTP-D5I HYNIX-HY5DU56822FLTP-D5I Datasheet
709Kb / 28P
   256Mb DDR SDRAM
H5DU2562GTR HYNIX-H5DU2562GTR Datasheet
381Kb / 28P
   256Mb DDR SDRAM
HY5DU56422DT HYNIX-HY5DU56422DT Datasheet
236Kb / 29P
   256Mb DDR SDRAM
logo
List of Unclassifed Man...
EM42AM1684RTA-75L ETC1-EM42AM1684RTA-75L Datasheet
288Kb / 24P
   256Mb DDR SDRAM
logo
Hynix Semiconductor
HY5DU561622EFP HYNIX-HY5DU561622EFP Datasheet
253Kb / 29P
   256Mb DDR SDRAM
HY5DU561622FLFP-D5I HYNIX-HY5DU561622FLFP-D5I Datasheet
322Kb / 27P
   256Mb DDR SDRAM
H5DU2562GFR-FAI HYNIX-H5DU2562GFR-FAI Datasheet
500Kb / 28P
   256Mb DDR SDRAM
logo
Samsung semiconductor
M470L3224BT0 SAMSUNG-M470L3224BT0 Datasheet
137Kb / 14P
   256MB DDR SDRAM MODULE
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com