数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LTC2634HMSE-HMX8 数据表(PDF) 21 Page - Linear Technology

部件名 LTC2634HMSE-HMX8
功能描述  Quad 12-/10-/8-Bit Rail-to-Rail DACs with 10ppm/째C Reference
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LTC2634HMSE-HMX8 数据表(HTML) 21 Page - Linear Technology

Back Button LTC2634HMSE-HMX8 Datasheet HTML 17Page - Linear Technology LTC2634HMSE-HMX8 Datasheet HTML 18Page - Linear Technology LTC2634HMSE-HMX8 Datasheet HTML 19Page - Linear Technology LTC2634HMSE-HMX8 Datasheet HTML 20Page - Linear Technology LTC2634HMSE-HMX8 Datasheet HTML 21Page - Linear Technology LTC2634HMSE-HMX8 Datasheet HTML 22Page - Linear Technology LTC2634HMSE-HMX8 Datasheet HTML 23Page - Linear Technology LTC2634HMSE-HMX8 Datasheet HTML 24Page - Linear Technology LTC2634HMSE-HMX8 Datasheet HTML 25Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 30 page
background image
LTC2634
21
2634fb
OPERATION
While the minimum input sequence is 24 bits, it may
optionally be extended to 32 bits to accommodate micro-
processors that have a minimum word width of 16 bits
(2 bytes). To use the 32-bit width, 8 don’t care bits
must be transferred to the device first, followed by the
24-bit sequence described. Figure 3b shows the 32-bit
sequence.
The 16-bit data word is ignored for all commands that do
not include a write operation.
Daisy-Chain Operation (QFN Package)
The serial output of the shift register appears at the SDO
pin on the QFN package. Data transferred to the device
from the SDI input is delayed 32 SCK rising edges before
being output at the next SCK falling edge, therefore, daisy
chaining multiple LTC2634 DACs requires 32-bit data
write cycles.
The SDO output can be used to facilitate control of multiple
serial devices from a single 3-wire serial port (i.e., SCK,
SDI and CS/LD). Such a “daisy-chain” series is configured
by connecting SDO of each upstream device to SDI of the
next device in the chain. The shift registers of the devices
are thus connected in series, effectively forming a single
input shift register which extends through the entire chain.
Because of this, the devices can be addressed and controlled
individually by simply concatenating their input words;
the first instruction addresses the last device in the chain
and so forth. The SCK and CS/LD signals are common to
all devices in the series. Figure 5 shows a block diagram
for daisy-chain operation.
In use, CS/LD is first taken low. Then the concatenated
input data is transferred to the chain, using SDI of the
first device as the data input. When the data transfer is
complete, CS/LD is taken high, completing the instruction
sequence for all devices simultaneously. A single device
can be controlled by using the no-operation command
(1111) for the other devices in the chain.
Reference Modes
For applications where an accurate external reference is
either not available, or not desirable due to limited space,
the LTC2634 has a low noise, user-selectable, integrated
reference. The integrated reference voltage is internally
amplified by 2x to provide the full-scale DAC output volt-
age range. The LTC2634-LMI/LTC2634-LMX/LTC2634-LZ
provides a full-scale DAC output of 2.5V. The LTC2634-
HMI/LTC2634-HMX/LTC2634-HZ provides a full-scale
DAC output of 4.096V. The internal reference can be
useful in applications where the supply voltage is poorly
regulated. Internal Reference mode can be selected by
using command 0110b, and is the power-on default for
LTC2634-HZ/LTC2634-LZ, as well as for LTC2634-HMI/
LTC2634-LMI.
The 10ppm/°C, 1.25V (LTC2634-LMI/LTC2634-LMX/
LTC2634-LZ) or 2.048V (LTC2634-HMI/LTC2634-HMX/
LTC2634-HZ) internal reference is available at the REF pin.
Adding bypass capacitance to the REF pin will improve
noise performance; 0.1μF is recommended, and up to 10μF
can be driven without oscillation. The REF output must be
buffered when driving an external DC load current.
Alternatively, the DAC can operate in external reference
mode using command 0111b. In this mode, an input voltage
supplied externally to the REF pin provides the reference
(1V ≤ VREF ≤ VCC) and the supply current is reduced. The
external reference voltage supplied sets the full-scale DAC
output voltage. External reference mode is the power-on
default for LTC2634-HMX/LTC2634-LMX.
The reference mode of LTC2634-HZ/LTC2634-LZ/
LTC2634-HMI/LTC2634-LMI (internal reference power-on
default), can be changed by software command after power
up. The same is true for LTC2634-HMX/-LMX (external
reference power-on default).
The LTC2634’s QFN package offers a REFLO pin for the
negative reference. REFLO must be connected to GND.


类似零件编号 - LTC2634HMSE-HMX8

制造商部件名数据表功能描述
logo
Linear Technology
LTC2634HMSE-HMX8 LINER-LTC2634HMSE-HMX8 Datasheet
382Kb / 28P
   Quad 12-/10-/8-Bit Rail-to-Rail DACs with 10ppm/째C Reference
LTC2634HMSE-HMX8PBF LINER-LTC2634HMSE-HMX8PBF Datasheet
382Kb / 28P
   Quad 12-/10-/8-Bit Rail-to-Rail DACs with 10ppm/째C Reference
LTC2634HMSE-HMX8TR LINER-LTC2634HMSE-HMX8TR Datasheet
382Kb / 28P
   Quad 12-/10-/8-Bit Rail-to-Rail DACs with 10ppm/째C Reference
LTC2634HMSE-HMX8TRPBF LINER-LTC2634HMSE-HMX8TRPBF Datasheet
382Kb / 28P
   Quad 12-/10-/8-Bit Rail-to-Rail DACs with 10ppm/째C Reference
More results

类似说明 - LTC2634HMSE-HMX8

制造商部件名数据表功能描述
logo
Linear Technology
LTC2634 LINER-LTC2634 Datasheet
382Kb / 28P
   Quad 12-/10-/8-Bit Rail-to-Rail DACs with 10ppm/째C Reference
LTC2634 LINER-LTC2634_2 Datasheet
454Kb / 30P
   Quad 12-/10-/8-Bit Rail-to-Rail DACs with 10ppm/째C Reference
LTC2634 LINER-LTC2634_15 Datasheet
459Kb / 30P
   Quad 12-/10-/8-Bit Rail-to-Rail DACs with 10ppm/C Reference
LTC2654 LINER-LTC2654 Datasheet
339Kb / 24P
   Quad 16-/12-Bit Rail-to-Rail DACs with 10ppm/째C Max Reference
LTC2655 LINER-LTC2655 Datasheet
363Kb / 28P
   Quad I짼C 16-/12-Bit Rail-to-Rail DACs with 10ppm/째C Max Reference
LTC2656 LINER-LTC2656 Datasheet
292Kb / 24P
   Octal 16-/12-Bit Rail-to-Rail DACs with 10ppm/째C Max Reference
LTC2655 LINER-LTC2655_1 Datasheet
1Mb / 26P
   Octal 16-/12-Bit Rail-to-Rail DACs with 10ppm/째C Max Reference
LTC2654 LINER-LTC2654_15 Datasheet
353Kb / 24P
   Quad 16-/12-Bit Rail-to-Rail DACs with 10ppm/C Max Reference
LTC2657 LINER-LTC2657 Datasheet
1Mb / 24P
   Octal I2C 16-/12-Bit Rail-to-Rail DACs with 10ppm/째C Max Reference
LTC2655 LINER-LTC2655_15 Datasheet
368Kb / 28P
   Quad I2C 16-/12-Bit Rail-to-Rail DACs with 10ppm/C Max Reference
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com