数据搜索系统,热门电子元器件搜索 |
|
CS8427 数据表(PDF) 9 Page - Cirrus Logic |
|
CS8427 数据表(HTML) 9 Page - Cirrus Logic |
9 / 60 page CS8427 DS477F4 9 SWITCHING CHARACTERISTICS - CONTROL PORT - SPI MODE Inputs: Logic 0 = 0 V, Logic 1 = VL+; CL = 20 pF. Notes: 14. If Fso or Fsi is lower than 46.875 kHz, the maximum CCLK frequency should be less than 128 Fso and less than 128 Fsi. This is dictated by the timing requirements necessary to access the Channel Status and User Bit buffer memory. Access to the control register file can be carried out at the full 6 MHz rate. The minimum allowable input sample rate is 8 kHz, so choosing CCLK to be less than or equal to 1.024 MHz should be safe for all possible conditions. 15. Data must be held for sufficient time to bridge the transition time of CCLK. 16. For fsck < 1 MHz. Parameter Symbol Min Typ Max Units CCLK Clock Frequency (Note 14) fsck 0- 6.0 MHz CS High Time Between Transmissions tcsh 1.0 - - μs CS Falling to CCLK Edge tcss 20 - - ns CCLK Low Time tscl 66 - - ns CCLK High Time tsch 66 - - ns CDIN to CCLK Rising Setup Time tdsu 40 - - ns CCLK Rising to DATA Hold Time (Note 15) tdh 15 - - ns CCLK Falling to CDOUT Stable tpd - - 50 ns Rise Time of CDOUT tr1 - - 25 ns Fall Time of CDOUT tf1 - - 25 ns Rise Time of CCLK and CDIN (Note 16) tr2 - - 100 ns Fall Time of CCLK and CDIN (Note 16) tf2 - - 100 ns t r2 t f2 t dsu t dh t sch t scl CS CCLK CDIN t css t pd CDOUT t csh Figure 3. SPI Mode timing |
类似零件编号 - CS8427 |
|
类似说明 - CS8427 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |