数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SN74LVC112APWE4 数据表(PDF) 3 Page - Texas Instruments

部件名 SN74LVC112APWE4
功能描述  DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

SN74LVC112APWE4 数据表(HTML) 3 Page - Texas Instruments

  SN74LVC112APWE4 Datasheet HTML 1Page - Texas Instruments SN74LVC112APWE4 Datasheet HTML 2Page - Texas Instruments SN74LVC112APWE4 Datasheet HTML 3Page - Texas Instruments SN74LVC112APWE4 Datasheet HTML 4Page - Texas Instruments SN74LVC112APWE4 Datasheet HTML 5Page - Texas Instruments SN74LVC112APWE4 Datasheet HTML 6Page - Texas Instruments SN74LVC112APWE4 Datasheet HTML 7Page - Texas Instruments SN74LVC112APWE4 Datasheet HTML 8Page - Texas Instruments SN74LVC112APWE4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 13 page
background image
www.ti.com
Absolute Maximum Ratings
(1)
Recommended Operating Conditions
(1)
SN74LVC112A
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
WITH CLEAR AND PRESET
SCAS289L – JANUARY 1993 – REVISED AUGUST 2005
over operating free-air temperature range (unless otherwise noted)
MIN
MAX
UNIT
VCC
Supply voltage range
–0.5
6.5
V
VI
Input voltage range(2)
–0.5
6.5
V
VO
Output voltage range(2)(3)
–0.5
VCC + 0.5
V
IIK
Input clamp current
VI < 0
–50
mA
IOK
Output clamp current
VO < 0
–50
mA
IO
Continuous output current
±50
mA
Continuous current through VCC or GND
±100
mA
D package
73
DB package
82
θ
JA
Package thermal impedance(4)
DGV package
120
°C/W
NS package
64
PW package
108
Tstg
Storage temperature range
–65
150
°C
(1)
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2)
The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
(3)
The value of VCC is provided in the recommended operating conditions table.
(4)
The package thermal impedance is calculated in accordance with JESD 51-7.
MIN
MAX
UNIT
Operating
1.65
3.6
VCC
Supply voltage
V
Data retention only
1.5
VCC = 1.65 V to 1.95 V
0.65
× V
CC
VIH
High-level input voltage
VCC = 2.3 V to 2.7 V
1.7
V
VCC = 2.7 V to 3.6 V
2
VCC = 1.65 V to 1.95 V
0.35
× V
CC
VIL
Low-level input voltage
VCC = 2.3 V to 2.7 V
0.7
V
VCC = 2.7 V to 3.6 V
0.8
VI
Input voltage
0
5.5
V
VO
Output voltage
0
VCC
V
VCC = 1.65 V
–4
VCC = 2.3 V
–8
IOH
High-level output current
mA
VCC = 2.7 V
–12
VCC = 3 V
–24
VCC = 1.65 V
4
VCC = 2.3 V
8
IOL
Low-level output current
mA
VCC = 2.7 V
12
VCC = 3 V
24
∆t/∆v
Input transition rise or fall rate
10
ns/V
TA
Operating free-air temperature
–40
85
°C
(1)
All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
3


类似零件编号 - SN74LVC112APWE4

制造商部件名数据表功能描述
logo
Texas Instruments
SN74LVC112APWE4 TI1-SN74LVC112APWE4 Datasheet
990Kb / 24P
[Old version datasheet]   SN74LVC112A Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset
More results

类似说明 - SN74LVC112APWE4

制造商部件名数据表功能描述
logo
Potato Semiconductor Co...
PO74G112A POTATO-PO74G112A Datasheet
584Kb / 6P
   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
PO74G112A POTATO-PO74G112A_14 Datasheet
1Mb / 6P
   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP FLOP WITH CLEAR AND PRESET
logo
Texas Instruments
74ACT11112 TI-74ACT11112 Datasheet
75Kb / 5P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
SN74F112 TI-SN74F112 Datasheet
73Kb / 5P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
74ACT11112 TI1-74ACT11112_11 Datasheet
214Kb / 8P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112A TI1-SN74LVC112A_15 Datasheet
990Kb / 24P
[Old version datasheet]   SN74LVC112A Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset
54AC11112 TI-54AC11112 Datasheet
94Kb / 7P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54LS112A TI-SN54LS112A Datasheet
300Kb / 9P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
CD54ACT112 TI-CD54ACT112_08 Datasheet
546Kb / 13P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
logo
Renesas Technology Corp
HD74LS112 RENESAS-HD74LS112 Datasheet
291Kb / 11P
   Dual J-K Negative-edge-triggered Flip-Flops (with Preset and Clear)
Jul.13.2005
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com