数据搜索系统,热门电子元器件搜索 |
|
EP1C20F400C6ES 数据表(PDF) 51 Page - Altera Corporation |
|
EP1C20F400C6ES 数据表(HTML) 51 Page - Altera Corporation |
51 / 106 page Altera Corporation 2–45 May 2008 Preliminary I/O Structure Figure 2–32. Cyclone IOE in Bidirectional I/O Configuration The Cyclone device IOE includes programmable delays to ensure zero hold times, minimize setup times, or increase clock to output times. A path in which a pin directly drives a register may require a programmable delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay. Programmable delays decrease input-pin-to-logic-array and IOE input register delays. The Quartus II Compiler can program these delays Chip-Wide Reset OE Register VCCIO Optional PCI Clamp Column or Row Interconect ioe_clk[5..0] Input Register Input Pin to Input Register Delay or Input Pin to Logic Array Delay Input Pin to Logic Array Delay Drive Strength Control Open-Drain Output Slew Control sclr/preset OE clkout ce_out aclr/prn clkin ce_in Programmable Pull-Up Resistor Bus Hold PRN CLRN DQ Output Register PRN CLRN DQ PRN CLRN DQ VCCIO comb_datain data_in ENA ENA ENA Output Pin Delay |
类似零件编号 - EP1C20F400C6ES |
|
类似说明 - EP1C20F400C6ES |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |