数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

EP2A15 Datasheet(数据表) 3 Page - Altera Corporation

部件型号  EP2A15
说明  Programmable Logic Device Family
下载  99 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  ALTERA [Altera Corporation]
网页  http://www.altera.com
标志 

EP2A15 Datasheet(HTML) 3 Page - Altera Corporation

 
Zoom Inzoom in Zoom Outzoom out
 3 page
background image
Altera Corporation
3
APEX II Programmable Logic Device Family Data Sheet
Programmable output drive for 3.3-V LVTTL at 4 mA, 12 mA,
24 mA, or I/O standard levels
Programmable output slew-rate control reduces switching noise
Hot-socketing operation supported
Pull-up resistor on I/O pins before and during configuration
Enhanced internal memory structure
High-density 4,096-bit ESBs
Dual-Port+ RAM with bidirectional read and write ports
Support for many other memory functions, including CAM,
FIFO, and ROM
ESB packing mode partitions one ESB into two 2,048-bit blocks
Device configuration
Fast byte-wide synchronous configuration minimizes in-circuit
reconfiguration time
Device configuration supports multiple voltages (either 3.3 V
and 2.5 V or 1.8 V)
Flexible clock management circuitry with eight general-purpose PLL
outputs
Four general-purpose PLLs with two outputs per PLL
Built-in low-skew clock tree
Eight global clock signals
ClockLockTM feature reducing clock delay and skew
ClockBoostTM feature providing clock multiplication (by 1 to 160)
and division (by 1 to 256)
ClockShiftTM feature providing programmable clock phase and
delay shifting with coarse (90°, 180°, or 270°) and fine (0.5 to
1.0 ns) resolution
Advanced interconnect structure
All-layer copper interconnect for high performance
Four-level hierarchical FastTrack® interconnect structure for fast,
predictable interconnect delays
Dedicated carry chain that implements arithmetic functions such
as fast adders, counters, and comparators (automatically used by
software tools and megafunctions)
Dedicated cascade chain that implements high-speed,
high-fan-in logic functions (automatically used by software tools
and megafunctions)
Interleaved local interconnect allowing one LE to drive 29 other
LEs through the fast local interconnect
Advanced software support
Software design support and automatic place-and-route
provided by the Altera® QuartusTM II development system for
Windows-based PCs, Sun SPARCstations, and HP 9000
Series 700/800 workstations
–Altera MegaCore® functions and Altera Megafunction Partners
Program (AMPPSM) megafunctions optimized for APEX II
architecture




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99 


数据表 下载




链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl